A fast VLSI implementation of sorting algorithm for standard median filters

Proceedings - 12th Annual IEEE International ASIC/SOC Conference

Volumn , Issue , 1999, Pages 387-390

  Yu, Hyeong Seok ^a   Lee, Joon Yeop ^a   Cho, Jun Dong ^a  

^a Sungkyunkwan University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDPASS FILTERS; VLSI CIRCUITS;

LOW AREA; NO FEEDBACKS; REAL-TIME OPERATION; SORTING ALGORITHM; STANDARD MEDIAN FILTER; SWITCHING ACTIVITIES; SYNOPSYS; VLSI IMPLEMENTATION;

MEDIAN FILTERS;

EID: 4043073845     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.1999.806540     Document Type: Conference Paper

References (13)

1. J. W. Tukey, "Nonlinear (nonsuperposable) methods for smoothing data", in Conf. Rec. EASCON'74, pp. 673, 1974.
2. B. I. Justusson, "Median filtering: Statistical properties", in Two-Dimensional Digital Signal Processing, Vol. 2, T. S. Huang, Ed. New York: Springer-Verlag, 1981.
3. S. G. Tyan, "Median filtering: Deterministic Properties", in Two-Dimensional Digital Signal Processing, Vol. 2, T. S. Huang, Ed. New York: Springer-Verlag, 1981.
4. T. A. Nodes and N. C. Gallagher, Jr., "Median Filters: Some Modifications and Their Properties", IEEE Trans. Acoust., Speech, Signal Process., vol. 30, pp. 739-746, Oct. 1982.
5. K. Oflazer, "Design and implementation of a single-chip 1-D median filter", IEEE Trans. Acoust., Speech, Signal Process., vol. 31, pp. 1164-1168, Oct. 1983.
6. C. D. Thompson, "The VLSI complexity of sorting", IEEE Trans. Computers, vol. 32, pp. 1171-1184, Dec. 1983.
7. D. S. Richards, "VLSI Median Filters," IEEE Trans. Acoust., Speech, Signal Process., vol. 38, pp. 145-153, Jan. 1990.
8. M. Karaman, L. Onural, and A. Atalar, "Design and implementation of a general-purpose median filter unit in CMOS VLSI", IEEE J. Solid-State Circuits, vol. 25, pp. 505-512, Apr., 1990.
9. I. Pitas and A. N. Venetsanopoulos, Nonlinear Digital Filters: Principles and applications. Boston, MA: Kluwer Academic, 1990.
10. L. Chang, and J. Lin, "A bit-level systolic array for median filter", IEEE Trans. Signal Process., vol. 40, pp. 2079-2083, Aug. 1992.
11. R. Roncella, R. Saletti, and P. Terreni, "70-MHz 2-um CMOS bit-level systolic array median filter", IEEE J. Solid-State Circuits, vol. 28, pp. 530-536, May., 1993.
12. C. Chen, L. Chen, and J. Hsiao, "VLSI Implementation of a Selective Median Filter", IEEE Trans. Consumer Electron., vol. 42, pp. 33-42, Feb. 1996.
13. G. R. Arce and P. J. Waiter, "A Median Filter Architecture Suitable for VLSI Implementation," in Proceeding 23rd Annual Allerton Conference Comun, Contr., Comput., Oct. 1984