Static implementation of QDI asynchronous primitives

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2799, Issue , 2003, Pages 181-191

  Maurine, P ^a   Rigaud, J B ^a   Bouesse, F ^a   Sicard, G ^a   Renaudin, M ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTERS;

ASYNCHRONOUS CIRCUITS; CELL SELECTION; POWER SAVINGS; SIZING RULES; SPEED IMPROVEMENT; STANDARD CELL;

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 35248831602     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-39762-5_20     Document Type: Article

References (12)

1. T. Chelcea, A. Bardsley, D. A. Edwards, S. M. Nowick "A Burst-Mode Oriented Back-End for the Balsa Synthesis System" Proceedings of DATE '02, pp. 330-337 Paris, March 2002
2. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers" IEICE Transactions on Information and Systems, Vol. E80-D, No. 3, March 1997, pages 315-325.
3. th international Symposium on Advanced Research in Asynchronous Circuits and Systems, Manchester, UK, Apr. 8-11, 2002
4. T. Sakurai and A.R. Newton, "Alpha-power model, and its application to CMOS inverter delay and other formulas", J. of Solid State Circuits vol.25, pp.584-594, April 1990.
5. P. Maurine, M. Rezzoug, N. Azemard, D. Auvergne, "Transition Time modelling in Deep Submicron CMOS" IEEE trans. on CAD of IC and Systems, vol. 21, no11, November 2002
6. A. Chatzigeorgiou, S. Nikolaidis, I. Tsoukalas, "A modelling technique for CMOS gates" IEEE Trans on CAD of Integrated Circuits and Systems, Vol.18, no5, May 1999
7. B. S. Cherkauer, E. G. Friedman "A Unified Design Methodology for CMOS Tapered Buffers" IEEE Transactions on VLSI Systems, vol.3,no1,pp.99-111, March 1995
8. N. Hedenstierna, K. O. Jeppson "CMOS Circuit Speed and Buffer Optimization" IEEE transactions on CAD, vol. CAD-6, no2, pp. 270-281, March 1987
9. C. Piguet, J. Zhand "Electrical Design of Dynamic and Static Speed Independent CMOS Circuits from Signal Transistion Graphs" PATMOS '98, pp. 357-366,1998.
10. I. Sutherland, B. Sproull, D. Harris, "Logical Effort: Designing Fast CMOS Circuits", Morgan Kaufmann Publishers, INC., San Francisco, California, 1999.
11. C. Mead N. Conway "Introduction to VLSI systems" Reading MA: Addison Wesley 1980
12. M. Renaudin, "Asynchronous Circuits and Systems : a promising design alternative", in "Microelectronics for Telecommunications : managing high complexity and mobility" (MIGAS 2000), special issue of the Microelectronics-Engineering Journal, Elsevier Science, Guest Editors : P. Senn, M. Renaudin, J. Boussey, Vol. 54, No 1-2, December 2000, pp. 133-149.