Embedded computing: New directions in architecture and automation

HP Laboratories Technical Report

Volumn , Issue 115, 2000, Pages 225-244

  Rau, B Ramakrishna ^a   Schlansker, Michael S ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Architecture synthesis; Automation; Custom architectures; Customization; Embedded computing; FPGA; Frameworks; Hardware software co design; Off the shelf customizable systems; Processor compiler co design; Special purpose architectures

Indexed keywords

AUTOMATION; COMPUTER ARCHITECTURE; ELECTRONICS INDUSTRY; FIELD PROGRAMMABLE GATE ARRAYS; INTEGRATING CIRCUITS; MICROPROCESSOR CHIPS;

CACHE HIERARCHY SYNTHESIS; CUSTOMIZATION; EMBEDDED COMPUTING; SPECIAL-PURPOSE ARCHITECTURES;

EMBEDDED SYSTEMS;

EID: 85089130133     PISSN: 13686798     EISSN: None     Source Type: Journal    
DOI: 10.1007/3-540-44467-x_21     Document Type: Article

References (13)

1. A. K. Sharma. Programmable Logic Handbook: PLDs, CPLDs, and FPGAs. (McGraw Hill Companies, 1998).
2. R. E. Gonzalez. Xtensa: a configurable and extensible processor. IEEE Micro 20, 2 (2000), 60-70.
3. D. W. Knapp. Behavorial Synthesis: Digital System Design Using The Synopsys Behavorial Compiler. (Prentice Hall PTR, Upper Saddle River, New Jersey, 1996).
4. J. P. Elliot. Understanding Behavorial Synthesis: A Practical Guide to High-Level Design. (Kluwer Academic, 1999).
5. W. F. Lee. VHDL: Coding and Logic Synthesis with Synopsys. (Academic Press, 2000).
6. S. Abraham, B. R. Rau and R. Schreiber. Fast Design Space Exploration Through Validity and Quality Filtering of Subsystem Designs. HPL Technical Report HPL-2000-98. Hewlett-Packard Laboratories, August 2000.
7. M. S. Schlansker and B. R. Rau. EPIC: Explicitly Parallel Instruction Computing. Computer 33, 2 (2000), 37-45.
8. S. Aditya, B. R. Rau and V. Kathail. Automatic architectural synthesis of VLIW and EPIC processors. Proc. International Symposium on System Synthesis, ISSS'99 (San Jose, California, November 1999), 107-113.
9. B. R. Rau, V. Kathail and S. Aditya. Machine-description driven compilers for EPIC and VLIW processors. Design Automation for Embedded Systems 4, 2/3 (1999), 71-118.
10. V. Kathail, M. Schlansker and B. R. Rau. HPL-PD Architecture Specification: Version 1.1. HPL Technical Report HPL-93-80 (R.I). Hewlett-Packard Laboratories, February 2000.
11. R. Schreiber, S. Aditya, B. R. Rau, V. Kathail, S. Mahlke, S. Abraham and G. Snider. High-level synthesis of nonprogrammable hardware accelerators. Proc. International Conference on Application-Specific Systems, Architectures, and Processors (ASAP 2000) (Boston, Massachussetts, July 2000), 113-124.
12. S. G. Abraham and S. A. Mahlke. Automatic and efficient evaluation of memory hierarchies for embedded systems. Proc. 32nd Annual International Symposium on Microarchitecture (MICRO '99) (November 1999), 114-125.
13. R. A. Sugumar and S. G. Abraham. Efficient Simulation of Caches under Optimal Replacement with Applications to Miss Characterization. Proc. ACM SIGMETRICS (1993), 24-35.