Scalable automated verification via expert-system guided transformations

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3312, Issue , 2004, Pages 159-173

  Mony, Hari ^a   Baumgartner, Jason ^a   Paruthi, Viresh ^a   Kanzelman, Robert ^a   Kuehlmann, Andreas ^b  

^a IBM   (United States)

^b CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; EXPERT SYSTEMS; FORMAL METHODS;

AUTOMATED VERIFICATION; COMPLEX PROBLEMS; COMPUTATIONAL RESOURCES; EXPONENTIAL REDUCTION; LARGE PROBLEMS; PROOF STRATEGY; TRANSFORMATION BASED; VERIFICATION PROBLEMS;

AUTOMATIC GUIDED VEHICLES;

EID: 35048849422     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30494-4_12     Document Type: Article

References (21)

1. O. Coudert, C. Berthet, and J. C. Madre, "Verification of synchronous sequential machines based on symbolic execution," in Int'l Workshop on Automatic Verification Methods for Finite State Systems, June 1989.
2. M. Sheeran, S. Singh, and G. Stalmarck, "Checking safety properties using induction and a SAT-solver," in Formal Methods in Computer-Aided Design, Nov. 2000.
3. A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu, "Symbolic model checking without BDDs," in Tools and Algorithms for Construction and Analysis of Systems, March 1999.
4. M. Ganai, A. Aziz, and A. Kuehlmann, "Enhancing simulation with BDDs and ATPG," in Design Automation Conference, June 1999.
5. P.-H. Ho, T. Shiple, K. Harer, J. Kukula, R. Damiano, V. Bertacco, J. Taylor, and J. Long, "Smart simulation using collaborative formal and simulation engines," in Int'l Conference on Computer-Aided Design, Nov. 2000.
6. A. Kuehlmann and J. Baumgartner, "Transformation-based verification using generalized retiming," in Computer-Aided Verification, July 2001.
7. J. Baumgartner, Automatic Structural Abstraction Techniques for Enhanced Verification. PhD thesis, University of Texas, Dec. 2002.
8. M. Gordon, "Mechanizing programming logics in higher order logic," in Current Trends in Hardware Verification and Automated Theorem Proving, Springer-Verlag, 1989.
9. M. Srivas, H. Rueß, and D. Cyrluk, "Hardware verification using PVS," in Formal Hardware Verification: Methods and Systems in Comparison, Springer-Verlag, 1997.
10. M. Kaufmann, P. Manolios, and J. S. Moore, Computer-Aided Reasoning: An Approach. Kluwer Academic Publishers, 2000.
11. E. A. Emerson, "Temporal and modal logic," Handbook of Theoretical Computer Science, vol. B, 1990.
12. A. Kuehlmann, V. Paruthi, F. Krohm, and M. Ganai, "Robust Boolean reasoning for equivalence checking and functional property verification," IEEE Transactions on Computer-Aided Design, vol. 21, no. 12, 2002.
13. P. Bjesse and K. Claessen, "SAT-based verification without state space traversal," in Formal Methods in Computer-Aided Design, November 2000.
14. J. Baumgartner and A. Kuehlmann, "Min-area retiming on flexible circuit structures," in Int'l Conference on Computer-Aided Design, Nov. 2001.
15. J. Baumgartner, A. Kuehlmann, and J. Abraham, "Property checking via structural analysis," in Computer-Aided Verification, July 2002.
16. I.-H. Moon, H. H. Kwak, J. Kukula, T. Shiple, and C. Pixley, "Simplifying circuits for formal verification using parametric representation," in Formal Methods in Computer-Aided Design, Nov. 2002.
17. D. Wang, SAT based Abstraction Refinement for Hardware Verification. PhD thesis, Carnegie Mellon University, May 2003.
18. I.-H. Moon, G. D. Hachtel, and F. Somenzi, "Border-block triangular form and conjunction schedule in image computation," in Formal Methods in Computer-Aided Design, Nov. 2000.
19. E. A. Feigenbaum, "Themes and case studies of knowledge engineering," in Expert Systems in the Micro-Electronic Age, 1979.
20. J. Baumgartner, T. Heyman, V. Singhal, and A. Aziz, "An abstraction algorithm for the verification of level-sensitive latch-based netlists," Formal Methods in System Design, no. 23, 2003.
21. A. Gupta, M. Ganai, Z. Yang, and P. Ashar, "Iterative abstraction using SAT-based BMC with proof analysis," in Int'l Conference on Computer-Aided Design, Nov. 2003.