Tight analysis of the performance potential of thread speculation using SPEC CPU 2006

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2007, Pages 215-225

  Kejariwal, Arun ^a   Tian, Xinmin ^b   Girkar, Milind ^b   Li, Wei ^b   Kozhukhov, Sergey ^b   Banerjee, Utpal ^b   Nicolau, Alexander ^a   Veidenbaum, Alexander V ^a   Polychronopoulos, Constantine D ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

^c University of California

Author keywords

Conflict probability; Misspeculation penalty; Performance evaluation; Speculative execution; Threading overhead

Indexed keywords

PARALLEL PROGRAMMING; PROBABILITY;

CONFLICT PROBABILITY; MISSPECULATION PENALTY; PERFORMANCE EVALUATION; SPECULATIVE EXECUTION; THREADING OVERHEAD;

PROGRAM PROCESSORS;

EID: 34748924163     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1229428.1229475     Document Type: Conference Paper

References (35)

1. A. Kejariwal and A. Nicolau. Reading list of performance analysis, speculative execution, http://www.ics.uci.edu/~akej ariw/ SpeculativeExecutionReadingList.pdf.
2. S. F. Lundstrom and G. H. Barnes. A controllable MIMD architectures. In Proceedings of the 1980 International Conference on Parallel Processing, pages 19-27, St. Charles, IL, August 1980.
3. A. Kejariwal, X. Tian, W. Li, M. Girkar, S. Kozhukhov, H. Saito, U. Banerjee, A. Nicolau, A. V. Veidenbaum, and C. D. Polychronopoulos. On the performance potential of different types of speculative thread-level parallelism. In Proceedings of the 20th ACM. International Conference on Supercomputing, pages 24-35, Cairns, Australia, 2006.
4. SPEC CPU2006. http://www.spec.org/cpu2006.
5. G. M. Amdahl. Validity of the single processor approachtoachieving large scale computing capabilities. In AFIPS Conference Proceedings, pages 483-485, 1967.
6. Open Research Compiler for Itanium™Processor Family, http://ipf-orc.sourceforge.net/.
7. GCC, the GNU Compiler Collection, http://gcc.gnu.org/.
8. P. Jouvelot. Semantic parallelization: a practical exercise in abstract interpretation. In Proceedings of the Fourteenth Annual ACM Symposium on the Principles of Programming Languages, pages 39-48, Munich, West Germany, January 1987.
9. P. Jouvelot and B. Dehbonei. A unified semantic approach for the vectorization and parallelization of generalized reductions. In Proceedings of the 3rd ACM International Conference on Supercomputing, pages 186-194, Crete, Greece, June 1989.
10. D. J. Quinlan, M. Schordan, Q. Yi, and B. R. de Supinski. Semanticdriven parallelization of loops operating on user-defined containers, pages 524-538, College Station, TX, October 2003.
11. U. Banerjee, R. Eigenmann, A. Nicolau, and D. Padua. Automatic program parallelization. Proceedings of the IEEE, 81(2):211-243, February 1993.
12. N. Mitchell, L. Carter, J. Ferrante, and D. Tullsen. ILP versus TLP on SMT. In Proceedings of the 1999 ACM/EEE Conference on Supercomputing, page 37, Portland, OR, 1999.
13. B. R. Rau and C. D. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performancescientific computing. In Proceedings of the 14th annual workshop on Microprogramming, pages 183-198, Chatham, MA, December 1981.
14. A. Nicolau. Percolation scheduling. In Proceedings of the 1985 International Conference on Parallel Processing, August 1985.
15. K. Kyriakopoulos and K. Psarris. Efficient techniques for advanced data dependence analysis. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 143-156, St. Louis, MO, 2005.
16. A. Aiken and A. Nicolau. Perfect pipelining: A new loop parallelization technique. Technical/Report 87-873, Dept. of Computer Science, Cornell University, 1987.
17. J. T. Oplinger, D. L. Heine, and M. S. Lain. In search of speculative thread-level parallelism. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pages 303-313, Newport Beach, CA, October 1999.
18. P. Marcuello and A. Gonzalez. A quantitative assessment of threadlevel speculation techniques. In Proceedings of the 14th International Parallel and Distributed Processing Symposium, pages 595-604, Cancun, Mexico, May 2000.
19. J. Renau, J. Tuck, W. Liu, L. Ceze, K. Strauss, and J. Torrellas. Tasking with out-of-order spawn in tls chip multiprocessors: Microarchitecture and compilation. In Proceedings of the 19th ACM International Conference on Supercomputing, pages 179-188, Cambridge, MA, 2005.
20. A. Nicolau. Run-time disambiguation: coping with statically unpredictable dependencies. IEEE Transactions on Computers, 38(5):633-678, 1989.
21. R. Gerber, A. J. C. Bik, K. B. Smith, and X. Tian. The Software Optimization Cookbook, Second Edition. Intel Press, 2006.
22. I. Piumarta and F. Riccardi. Optimizing direct-threaded code by selective inlining. Proceedings of the SIGPLAN '98 Conference on Programming Language Design and Implementation, pages 291-300, 1998.
23. J. Lin, T. Chen, W.-C. Hsu, P.-C. Yew, R. D.-C. Ju, T.-F. Ngai, and S. Chan. A compiler framework for speculative analysis and optimizations. In Proceedings of the SIGPLAN '03 Conference on Programming Language Design and Implementation, pages 289-299, San Diego, CA, 2003.
24. X. Dai, A. Zhai, W.-C. Hsu, and P.-C. Yew. A general compiler framework for speculative optimizations using data speculative code motion. In Proceedings of the International. Symposium, on Code Generation and Optimization, pages 280-290, San Jose, CA, 2005.
25. P. Marcuello and A. Gonzalez. Thread spawning schemes for speculative multithreading. In Proceedings of the Eighth International Symposium on High-Performance Computer Architecture, pages 55-64, Boston, MA, February 2002.
26. Intel®VTune™Performance Analyzer 8.0 for Windows, http: //www.Intel.com/cd/software/products/asmo-na/eng/ vtune/219898.htm.
27. U. Drepper. The Native POSIX Thread Library for Linux, http://people.redhat.com/drepper/nptl-design.pdf, February 2005.
28. EPCC OpenMP Microbenchinarks. http://www.epcc.ed.ac.uk/ research/openmpbench/openmp.lndex.html.
29. C. P. Kruskal and A. Weiss. Allocating independent subtasks on parallel processors. IEEE Transactions on Software Engineering, 11(10):1001-1016, 1985.
30. U. Banerjee. Dependence Analysis. Kluwer Academic Publishers, Boston, MA, 1997.
31. D.-K. Chen and P.-C. Yew. Redundant synchronization elimination, for DOACROSS loops. In Proceedings of the Eighth International Parallel Processing Symposium, pages 477-481, Cancun, Mexico, 1994.
32. M. Philippsen and E. Heinz. Automatic synchronization elimination in synchronous FORALLs. In Frontiers '95: The 5th Symposium on the Frontiers of Massively Parallel Computation, McLean, VA, February 1995.
33. M. J. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, Redwood City, CA, 1996.
34. H. Akkary, S. T. Srinivasan, and K. Lai. Recycling waste: exploiting wrong-path execution to improve branch prediction. In Proceedings of the 17th ACM International Conference on Supercomputing, pages 12-21, San Francisco, CA, 2003.
35. T. Ball and J. Laras. Branch prediction for free. In Proceedings of the SIGPLAN '93 Conference on Programming Language Design and Implementation, pages 300-313, Albuquerque, NM, June 1993.