A general compiler framework for speculative optimizations using data speculative code motion

Proceedings of the 2005 International Symposium on Code Generation and Optimization, CGO 2005

Volumn 2005, Issue , 2005, Pages 280-290

  Dai, Xiaoru ^a   Zhai, Antonia ^a   Hsu, Wei Chung ^a   Yew, Pen Chung ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE SCHEDULING; DATA SPECULATIVE CODE MOTION; INDIVIDUAL CODE TRANSFORMATION;

CODES (SYMBOLS); DATA PROCESSING; DATA REDUCTION; RESEARCH AND DEVELOPMENT MANAGEMENT; STORAGE ALLOCATION (COMPUTER);

PROGRAM COMPILERS;

EID: 33646849245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. B.-C. Cheng, W.-M. Hwu, "Modular Interprocedural Pointer Analysis Using Access Paths: Design, Implementation, and Valuation", in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), SIGPLAN Notices 35(5), pages 57-69. June 2000
2. Open Research Compiler for Itanium Processors, http://ipforc.sourceforge. net, Jan 2003.
3. Intel Corp., IA64 Application Developer's Architecture Guide. http://developer.intel.com/design/ia64/downloads/adag.htm
4. Fred Chow. Sun Chan, Shin-Ming Liu, Raymond Lo, and Mark Streich. "Effective Representation of Aliases and Indirect Memory Operations in SSA Form", in Proceedings of the International Conference on Compiler Construction (CC), pages 253-267, 1996.
5. Robert Kennedy, Sun Chan, Shin-Ming Liu, Raymond Lo, Peng Tu, and Fred Chow. "Partial Redundancy Elimination in SSA Form", ACM Transactions on Programming Languages and Systems. 21(3) pages 627-676, 1999.
6. Raymond Lo, Fred Chow, Robert Kennedy. Shin-Ming Liu, and Peng Tu. "Register Promotion by Sparse Partial Redundancy Elimination of Loads and Stores", in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 26-37. June 1998.
7. Ron Cytron, Jeanne Ferrante, Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck, "Efficiently Computing Static Single Assignment Form and the Control Dependence Graph," in ACM Transactions on Programming Languages and Systems, pages 451-490 October 1991.
8. Intel Corp., Itanium Processor Micro-architecture Reference, http://developer.intel.com/design/ia64/downloads/24547.htm, March 2000.
9. S. Eranian, "Pfmon Performance Monitoring Tool." ftp://ftp.hpl.hp.com/pub/linux-ia64
10. U. Banerjee, Dependence Analysis for Supercomputing. Kluwer Academic Publishers, Boston, MA, 1988.
11. R. D.-C. Ju, K. Nomura, U. Mahadevan, and L.-C. Wu, "A Unified Compiler Framework for Control and Data Speculation", in Proceedings of 2000 Int'l Conf. On Parallel Architectures and Compilation Techniques (PACT), pages 157-168, October 2000
12. D.M. Gallagher, W.Y. Chen, S.A. Mahlke, J.C. Gyllenhaal, and W.W. Hwu. "Dynamic Memory Disambiguation Using the Memory Conflict Buffer", in Proceedings of the Six International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 183-93, 1994.
13. Matthew Postiff. David Greene, Greene and Trevor Mudge. "The Store-Load Address Table and Speculative Register Promotion", in Proeedings of the 33rd Annual Intl. Symp. on Microarchitecture (MICRO), pages 235-244, December 2000.
14. J. Lin, T. Chen, W.C. Hsu, P.C. Yew, "Speculative Register Promotion Using Advanced Load Address Table (ALAT)", in the Proceedings of the First Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO), pages 125-134, March 2003
15. A. S. Huang, G. Slavenburg, and J. P. Shen. '"Speculative Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation", in Proceedings of the 21st International Symposium on Computer Architecture (ISCA), pages 200-210, April 1994.
16. J. Lin, T. Chen, W.-C. Hsu, P.C. Yew, D.-C. Ju, T.-F. Ngai, S. Chun, "A Compiler Framework for Speculative Analysis and Optimizations", in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), Pages 289-299, 2003.
17. J. Knoop, O. Ruthing. and B. Steffen, "Partial Dead Code Elimination", in Proceedings of ACM SIGPLAN Conf. on Prog. Lang. Design and Implementation (PLDI), pages 147-158, 1994.
18. Preston Briggs and Keith D. Cooper. "Effective Partial Redundancy Elimination", in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI). SIGPLAN Notices, 29(6) pages 159-170, June 1994.
19. Chow, F., Chan, S., Kennedy, R., Liu. S., Lo. R., and Tu. P. "A New Algorithm for Partial Redundancy Elimination Based on SSA form", in Proceeding of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 273-286, 1997.
20. th International Conference on Compiler Construction (CC), pages 57-72, March 2004.
21. Bjarne Steensgaard, "points-to Analysis in Almost Linear Time", POPL, pages 32-41, 1996.
22. th International Conference on Supercomputing, July 1992, pp. 104-113.