Dummy fill aware buffer insertion during routing

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2007, Pages 31-36

  Jia, Yanming ^a   Cai, Yici ^a   Hong, Xianlong ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Buffer insertion; DFM; Dummy fill; Routing; VLSI

Indexed keywords

ALGORITHMS; CAPACITANCE; NETWORK ROUTING; OPTIMIZATION; VIRTUAL REALITY; VLSI CIRCUITS;

BUFFER INSERTION; DUMMY FILLS; METAL LAYER DENSITY;

BUFFER CIRCUITS;

EID: 34748838914     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1228784.1228798     Document Type: Conference Paper

References (12)

1. C. J. Alpert and A. Devgan. Wire segmenting for improved buffer insertion. Proc. DAC, page 588C593, 1997.
2. BPTM. http://www-device.eecs.berkeley.edu/ptm.
3. Y. Chen, P. Gupta, and A. Kahng. Performance-impact limited area fill synthesis. Proc. DAC, pages 22-27, 2003.
4. Y. Chen, A. B. Kahng, G. Robins, and A. Zelikovsky. Monte-carlo algorithms for layout density control. Proc. ASP-DAC, pages 523-528, 2000.
5. W. Elmore. The transient analysis of iterativeness damped linear networks with particular regard to wideband amplifiers. Journal of Applied Physics, 19(1), 1948.
6. L. V. Ginneken. Buffer placement in distributed rc-tree networks for minimal elmore delay. Proc of Internationa Symposium on Circuits and Systems, page 865C868, December 1990.
7. L. He, A. Kahng, K. Tam, and J. Xiong. Variability-driven considerations in the design of integrated-circuit global interconnects. Proc. 21th Intl. VLSI Multilevel Interconnection (VMIC) Conf., pages 214-221, September 2004.
8. L. He, A. Kahng, K. Tam, and J. Xiong. Simultaneous buffer insertion and wire sizing considering systematic cmp variation and random leff variation. ISPD, pages 78-85, 2005.
9. W. Shi and Z. Li. A fast algorithm for optimal buffer insertion. IEEE Trans. Computer-Aidede Design, 24(6):879-891, June 2005.
10. R. Tian, D. F. Wong, and R. Boone. Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability. TCAD, 20(7):902-910, July 2001.
11. S.-C. Wong, G.-Y. Lee, and D.-J. Ma. Modeling of interconnect capacitance, delay, and crosstalk in vlsi. IEEE Transactions on semiconductor manufacturing, 13(1):108-111, Feberuary 2000.
12. D. Wu, J. Hu, and R. N. Mahapatra. Coupling aware timing optimization and antenna avoidance in layer assignment. ISPD, pages 20-27, 2005.