Monte-Carlo algorithms for layout density control

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 523-528

  Chen, Yu ^a   Kahng, Andrew B ^a   Robins, Gabriel ^b   Zelikovsky, Alex ^c  

^a University of California   (United States)

^b University of Virginia   (United States)

^c GEORGIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FAST DYNAMICS; FILLING METHODS; LOCAL CHARACTERISTICS; MANUFACTURABILITY; MONTE CARLO ALGORITHMS; RUNTIMES; VERY DEEP SUB MICRONS;

COMPUTER AIDED DESIGN;

CHEMICAL MECHANICAL POLISHING;

EID: 0000709420     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368778     Document Type: Conference Paper

References (12)

1. R. R. DIVECHA, B. E. STINE, D. O. OUMA, J. U. YOON, D. S. BONING, J. E. CHUNG, O. S. NAKAGAWA, AND S. Y. OH, Effect of Fine-line Density and Pitch on Interconnect ILD Thickness Variation in Oxide CMP Process, in Proc. CMP-MIC, Santa Clara, February 1998.
2. HTTP://WWW.ITRS.NET/. SEE ALSO SIA, The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, December 1997.
3. A. B. KAHNG, G. ROBINS, A. SINGH, H. WANG, AND A. ZELIKOVSKY, Filling and Slotting: Analysis and Algorithms, in Proc. International Symposium on Physical Design, Monterey, CA, April 1998, pp. 95-102.
4. A. B. KAHNG, G. ROBINS, A. SINGH, AND A. ZELIKOVSKY, New and Exact Filling Algorithms for Layout Density Control, in Proceedings of the 12th International Conference on VLSI Design, Goa, India, 1999, pp. 106-110.
5. A. B. KAHNG, G. ROBINS, A. SINGH, AND A. ZELIKOVSKY, New Multi-Level and Hierarchical Algorithms for Layout Density Control, in Proceedings of the Asia and South Pacific Design Automation Conference, Hong Kong, China, 1999, pp. 221-224.
6. A. B. KAHNG, G. ROBINS, A. SINGH, AND A. ZELIKOVSKY, Filling Algorithms and Analyses for Layout Density Control, IEEE Trans. Computer-Aided Design, 18 (1999), pp. 445-462.
7. H. LANDIS, P. BURKE, W. COTE, W. HILL, C. HOFFMAN, C. KAANTA, C. KOBURGER, W. LANGE, M. LEACH, AND S. LUCE, Integration of Chemical-Mechanical Polishing into CMOS Integrated Circuit Manufacturing, Thin Solid Films, 220 (1992), pp. 1-7.
8. W. MALY, Moore's Law and Physical Design of ICs, in Proc. International Symposium on Physical Design, Monterey, CA, April 1998. special address.
9. G. NANZ AND L. E. CAMILLETTI, Modeling of Chemical-Mechanical Polishing: A Review, IEEE Trans. on Semiconductor Manufacturing, 8 (1995), pp. 382-389.
10. B. E. STINE, D. S. BONING, J. E. CHUNG, AND L. CAMILLETTI, The Physical and Electrical Effects of Metal-fill Patterning Practices for Oxide Chemical-Mechanical Polishing Processes, IEEE Transactions on Electron Devices, 45 (1998), pp. 665-679.
11. R. TIAN, D. WONG, R. BOONE, AND A. REICH, Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability, Tech. Rep. 9-19, University of Texas at Austin CS Dept., 1999.
12. M. TOMOZAWA, Oxide CMP Mechanisms, Solid State Technology, (1997), pp. 169-175.