Estimation of capacitive crosstalk-induced short-circuit energy

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 897-900

  Mondal, Mosin ^a   Kirolos, Sami ^a   Massoud, Yehia ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP SCALE PACKAGES; CIRCUIT SIMULATION; CROSSTALK; DIGITAL CIRCUITS; ELECTRIC POWER UTILIZATION; SHORT CIRCUIT CURRENTS;

DIGITAL DESIGNS; SHORT CIRCUIT ENERGY; SHORT CIRCUIT POWER DISSIPATION;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 34548853172     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378070     Document Type: Conference Paper

References (8)

1. F. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 446-455, December 1994.
2. K. L. Shepard, V. Narayanan, and R. Rose, "Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 8, pp. 1132-1150, August 1999.
3. P. Sotiriadis, A. Wang, and A. Chandrakasan, "Transition pattern coding: An approach to reduce energy in interconnect," in Proceedings of the 26th European Solid-State Circuits Conference, September 2000, pp. 348-351.
4. T. Uchino and J. Cong, "An Interconnect Energy Model Considering Coupling Effects," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, pp. 763-776, 2002.
5. P. Gupta and A. Kahng, "Quantifying Error in Dynamic Power Estimation of CMOS Circuits," in Proceedings of the IEEE/ACM International Symp. on Quality Electronic Design, March 2003, pp. 273-278.
6. W. Zhao and Y. Cao, "New Generation of Predictive Technology Model for sub-45nm Design Exploration," in International Symposium on Quality Electronic Design, 2006, pp. 585-590. [Online]. Available: http://www.eas.asu.edu/~ptm.
7. J. Qian, S. Pullela, and L. Pillage, "Modeling the "Effective capacitance" for the RC interconnect of CMOS gates," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, pp. 1526-1535, December 1994.
8. R. Levy et al., "Clarinet: A Noise Analysis Tool for Deep Submicron Design," in Proceedings of the Design Automation Conference, 2000, pp. 233-238.