Dynamic reconfigurability in embedded system design

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 2734-2737

  Rana, Vincenzo ^a   Santambrogio, Marco ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS;

FUNCTIONALITIES; RECONFIGURABLE EMBEDDED SYSTEMS;

EMBEDDED SYSTEMS;

EID: 34548830180     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378618     Document Type: Conference Paper

References (28)

1. Alberto Donato, Fabrizio Ferrandi, Marco D. Santambrogio, and Donatella Sciuto. Exploiting partial dynamic reconfiguration for soc design of complex application on fpga platforms. In IFIP VLSI-SOC 2005, pages 179-184, 2005.
2. F.Furtek. A field-programmable gate array for systolic computing. pages 183-199. Research on Integrated Systems: Proc. of the 1993 Symposium, G. Boriello and C. Ebeling, 1993.
3. D. T. Hoang. Searching genetic databases on splash2. pages 185-191. Proc. of IEEE Workshop on FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek, 1993.
4. B.K. Fawcett. Applications of reconfigurable logic, pages 57-69. More FPGAs: Proc. of the 1993 International workshop on field-programmable logic and applications, W. Moore and W. Luk, 1993.
5. P.C. French and R.W.Taylor. A self-reconfiguring processor. pages 50-59. Proc. of IEEE Workshop on FPGAs for Custom Computing Machine, D.A. Buell and K.L. Pocek, 1993.
6. P. Lysaught, J. Stockwood, J. Law, and D. Girma. Artificial neural network implementation on a fine-grainde FPGA. R. Hartenstein and M.Z. Servit, 1994.
7. W. Fornaciari and V. Piuri. Virtual fpgas: Some steps behind the physical barrier. Parallel and Distributed Processing (IPPS/SPDP'98 Workshop Proceedings), 1998.
8. Manish Handa, Rajesh Radhakrishnan, Madhubanti Mukherjee, and Ranga Vemuri. A fast macro based compilation methodology for partially reconfigurable fpga designs. In VLSI Design, pages 91-, 2003.
9. João M. P. Cardoso. On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures. IEEE Trans. Computers, 52(10):1362-1375, 2003.
10. Rafael Maestre, Fadi J. Kurdahi, Milagros Fernandez, Roman Hermida, Nader Bagherzadeh, and Hartej Singh. A formal approach to context scheduling for multicontext reconfigurable architectures. IEEE Trans. Very Large Scale Integr. Syst., 9(1):173-185, 2001.
11. John Williams and Neil Bergmann. Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In Toomas P. Plaks, editor, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 163-169. CSREA Press, June 2004.
12. Vince Ech, Punit Kalra, Rick LeBlanc, and Jim McManus. In-Circuit Partial Reconfiguration of RocketIO Attributes. Technical Report XAPP662, Xilinx Inc., January 2003.
13. Xlinx. Early access partial reconfiguration guide. In UG208. Xlinx, 2006.
14. J. R. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
15. H. F. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, 1993.
16. Hartej Singh, Guangming Lu, Eliseu Filho, Rafael Maestre, Ming-Hau Lee, Fadi Kurdahi, and Nader Bagherzadeh. Morphosys: case study of a reconfigurable computing system targeting multimedia applications. In Proc. of the 37th conference on Design automation. ACM Press.
17. John R. Hauser Timothy J. Callahan and John Wawrzynek. The garp architecture and c compiler, volume 33. Computer, 2000.
18. Xilinx. The Programmable Gate Array Databook. Xilinx.
19. Edson L. Horta, John W. Lockwood, and David Parlour. Dynamic hardware plugins in an fpga with partial run-time reconfigurtion. pages 844-848, 1993.
20. David E. Taylor, John W Lockwood, and Sarang Dharmapurikar. Generalized rad module interface specification of the field programmable port extender (fpx). Washington University, Department of Computer Science. Version 2.0, Technical Report, January 2000.
21. Edson Horta and John W. Lockwood. Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas). Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.
22. Mihai Budiu Srihari Cadambi Matt Moe Seth Copen Goldstein, Herman Schmit and R. Reed Taylor. Piperench: A reconfigurable architecture and compiler. In Computer, volume 33, pages 70-77. ACM Press, 2000.
23. G. Brebner. A virtual hardware operating system for the xilinix xc6200. pages 327-336. IEEE Symposium on Field Programmable Logic and Applications, 1996.
24. J. Case, N. Gupta, L.J. Mitta, and D. Ridgeway. Design methodologies for core-based FPGA design. Xilinx Inc., 1997.
25. S. Guccione and D.Levi. Run-time parameterizable cores. pages 215-222. IEEE Symposium on Filed Programmable Logic and Application, 1999.
26. Antti Pelkonen, Kostas Masselos, and Miroslav Cupék. System-level modeling of dynamically reconfigurable hardware with systemc. In PDPS '03: Proc. of the 17th Int. Symposium on Parallel and Distributed Processing, Washington, DC, USA. IEEE Computer Society, 2003.
27. Philippe Butel, Gerard Habay, and Alain Rachet. Managing partial dynamic reconfiguration in virtex ii pro fpgas. In Xcell Journal. Xilinx, 2004.
28. Heiko Kalte, Mario Porrmann, and Ulrich Rückert. A prototyping platform for dynamically reconfigurable system on chip designs. In Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), 2002.