Multibit ΣΔ PWM digital controller IC for DC-DC converters operating at switching frequencies beyond 10 MHz

IEEE Transactions on Power Electronics

Volumn 22, Issue 5, 2007, Pages 1693-1707

  Lukić, Zdravko ^a   Rahman, Nabeel ^a   Prodić, Aleksandar ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Digital control; Hgh frequency low power dc dc converter; Second order sigma 2013 delta DPWM

Indexed keywords

CLOSED LOOP SYSTEMS; DIGITAL CONTROL SYSTEMS; INTEGRATED CIRCUITS; PULSE WIDTH MODULATION; SWITCHING FREQUENCY; TRANSIENT ANALYSIS;

SECOND-ORDER SIGMA-DELTA CONCEPT; SWITCH-MODE POWER SUPPLIES;

DC-DC CONVERTERS;

EID: 34548741325     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2007.904199     Document Type: Article

References (40)

1. A. V. Peterchev and S. R. Sanders, "Digital multimode buck converter control with loss-minimizing synchronous rectifier adaptation," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1588-1599, Nov. 2006.
2. V. Yousefzadeh and D. Maksiomivić, "Sensorless optimization of dead times in dc-dc converters with synchronous rectifiers," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 994-1002, Jul. 2006.
3. A. Prodić and D. Maksimović, "Digital PWM controller and current estimator for a low-power switching converter," in Proc. IEEE COMPEL Conf., 2000, pp. 123-128.
4. W. Stefanutti, P. Mattavelli, S. Saggini, and M. Ghioni, "Autotuning of digitally controlled buck converters based on relay feedback," in Proc. IEEE PESC Conf., 2005, pp. 2140-2145.
5. B. Miao, R. Zane, and D. Maksimović, "System identification of power converters with digital control through cross-correlation methods," IEEE Trans. Power Electron., vol. 20, no. 5, pp. 1093-1099, Sept. 2005.
6. A. L. Kelly and K. Rinne, "A self-compensating adaptive digital regulator for switching converters based on linear prediction," in Proc. IEEE APEC Conf., 2006, pp. 712-718.
7. Z. Zhao, H. Lee, A. Feizmohammad, and A. Prodić, "Limit-cycle based auto-tuning system for digitally controlled low-power SMPS," in Proc. IEEE APEC Conf., 2006, pp. 1143-1147.
8. A. Prodic, D. Maksimovic, and R. W. Erickson, "Digital controller chip set for isolated DC power supplies," in Proc. IEEE APEC Conf., 2003, pp. 866-872.
9. A. Soto, P. Alou, and J. A. Cobos, "Non-linear digital control breaks bandwidth limitations," in Proc. IEEE APEC Conf., 2006, pp. 724-730.
10. A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, no. 4, pp. 498-523, Apr. 1995.
11. A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 301-308, Jan. 2003, Special Issue on Digital Control.
12. H. Peng, A. Prodic, E. Alarcon, and D. Maksimovic, "Modeling of quantization effects in digitally controlled dc-dc converters," IEEE Trans. Power Electron., vol. 22, no. 1, pp. 208-215, Jan. 2007.
13. J. Xiao, A. Peterchev, J. Zhang, and S. R. Sanders, "A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE J. Solid-State Circ., vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
14. A. P. Dancy and A. P. Chandrakasan, "Ultra low power control circuits for PWM converters," in Proc. IEEE PESC Conf., 1997, pp. 21-27.
15. B. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital controller PWM controller IC for dc-dc converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 438-446, Jan. 2003, Special Issue on Digital Control.
16. R. Foley, R. Kavanagh, W. Marnane, and M. Egan, "Mutiphase digital pulsewidth modulator," IEEE Trans. Power Electron., vol. 21, no. 3, pp. 842-846, May 2006.
17. Data Sheet MAX 85600, 500 mA, 4 MHz, Step-Down DC-DC Converter, Maxim, Inc.
18. C. E. Mullett, "A 5-year power technology roadmap," in Proc. IEEE APEC Conf., 2004, pp. 11-17.
19. M. Gaye, S. Ajram, J. Y. Lebas, R. Kozlowski, and G. Salmer, "A 50-100 MHz 5 V to -5 V, 1 W Cuk converter using gallium arsenide power switches," in Proc. IEEE ISCAS Conf., 2000, pp. 264-267.
20. E. O'Malley and K. Rinne, "A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz," in Proc. IEEE APEC Conf., 2004, pp. 53-59.
21. R. Schreirar and G. C. Temes, Understanding Delta-Sigma Data Converters. New York: Wiley, 2005.
22. A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon, "Digital pulse width modulator architectures," in Proc. IEEE PESC'04 Conf., 2004, pp. 4689-4695.
23. K. M. Smith, K. M. Smedley, and M. Yunhong Ma, "Realization of a digital PWM power amplifier using noise and ripple shaping," in Proc. IEEE PESC Conf., 1995, pp. 96-102.
24. J. M. Goldberg and M. B. Sandler, "New high accuracy pulse width modulation based digital-to-analogue convertor/power amplifier," in IEE Proc. Circ. Devices and Sys., Aug. 1994, no. 4, pp. 315-324.
25. A. J. Magrath and M. B. Sandler, "Hybrid pulse width modulation/ sigma-delta modulation power digital-to-analogue converter," in IEE Proc. Circ. Devices and Sys., Jun. 1996, no. 3, pp. 149-156.
26. Z. Lu, Z. Qian, Y. Zeng, W. Yao, G. Chen, and Y. Wang, "Reduction of digital PWM limit ring with novel control algorithm," in Proc. IEEE APEC Conf., 2001, pp. 521-525.
27. Z. Lukic, K. Wang, and A. Prodic, "High-frequency digital controller for dc-dc converters based on multi-bit sigma-delta pulse-width modulation," in Proc. IEEE APEC Conf., 2005, pp. 35-40.
28. A. Kelly and K. Rinne, "High resolution DPWM in a dc-dc converter application using digital sigma-delta techniques," in Proc. IEEE PESC Conf., 2005, pp. 1458-1463.
29. R. W. Erickson and D. Maksimović, Fundamentals of Power Electronics, 2nd ed. Boston, MA: Kluwer, 2000, pp. 265-322.
30. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, pp. 531-571.
31. A. V. Peterchev, "Digital Pulse-Width Modulation Control in Power Electronics Circuits: Tbeory and Application," Ph.D. dissertation, Berkeley, CA, Jun. 2005.
32. S. K. Dunlap and T. S. Fiez, "A noise-shaped switching power supply using a delta-sigma modulator," IEEE Trans. Circuits Syst., vol. 51, no. 6, pp. 1051-1061, Jun. 2004.
33. M. Maymandi-Nejad and M. Sachdev, "A digitally programmable delay element: Design and analysis," IEEE Trans. Very Large Scale (VLSI) Syst., vol. 11, pp. 871-878, Oct. 2003.
34. Y. Moon, J. Choi, K. Lee, D. K. Jeong, and M. K. Kim, "An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance," IEEE J. Solid-State Circuits vol. 35, no. 3, pp. 377-384, Mar. 2000.
35. A. Prodic and D. Maksimovic, "Design of a digital PID regulator based on look-up tables for control of high-frequency dc-dc converters," in Proc. IEEE COMPEL Conf., 2002, pp. 18-22.
36. R. Hanus, M. Kinnaret, and J. L. Henrotte, "Conditioning techniques, a general anti-windup and bumpless transfer method," Automatica, pp. 729-739, 1987.
37. G. Y. Wei and M. Horowitz, "A fully digital, energy-efficient, adaptive power-supply regulator," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 520-528, Apr. 1999.
38. M. Vincent and D. Maksimovic, "Matched Delay Line Voltage Converter," U.S. Patent 6 958721, Oct. 2005.
39. A. S. Sedra and K. C. Smith, Microelectronic Circuits, 5th ed. New York: Oxford Univ. Press, 2004.
40. N. Rahman, A. Parayandeh, K. Wang, and A. Prodic, "Multimode digital SMPS controller IC for low-power management," in Proc. IEEE ISCAS Conf., 2006.