A simulation-based soft error estimation methodology for computer systems

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 196-203

  Sugihara, Makoto ^a   Ishihara, Tohru ^b   Hashimoto, Koji ^c   Muroyama, Masanori ^b  

^a Fukuoka Industry Academia Symphonicity   (Japan)

^b KYUSHU UNIVERSITY   (Japan)

^c FUKUOKA UNIVERSITY   (Japan)

Author keywords

Computer Systems; Estimation; Instruction Set Simulation; Reliability; Soft Error

Indexed keywords

ESTIMATION METHODOLOGIES; INSTRUCTION SET; MEMORY CELL; MEMORY HIERARCHY; SOFT ERROR; SOFT ERROR RATE;

COMPUTER SYSTEMS; ERROR CORRECTION; ESTIMATION; RELIABILITY; SOFTWARE RELIABILITY;

MICROPROCESSOR CHIPS;

EID: 34548368425     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.16     Document Type: Conference Paper

References (11)

1. V. Degalahal et al., "SESEE: soft error simulation and estimation engine," Proc. MAPLD International Conference, 2004.
2. J. L. Hennessy et al., "Computer architecture: a quantitative approach," pp. 401-402, Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002.
3. T. C. May et al., "Alpha-particle-induced soft errors in dynamic memories," IEEE Transactions on Electron Devices, vol. 26, pp. 2-7. 1979.
4. S. S. Mukherjee et al., "The soft error problem: an architectural perspective," Proc. IEEE International Symposium on HPCA, pp.243-247, 2005.
5. M. Rebaudengo et al., "An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor," Proc. DATE, pp.10602-10607, 2003.
6. C. W. Slayman, "Cache and memory error detection, correction and reduction techniques for terrestrial servers and workstations," IEEE Transactions on Device and Materials Reliability, vol. 5, no. 3, pp. 397-404, September 2005.
7. Y. Tosaka et al., "Neutron-induced soft error simulator and its accurate predictions," Proc. IEEE International Conference on SISPAD, pp. 253-256, 1997.
8. Y. Tosaka et al., "Simulation technologies for cosmic ray neutron-induced soft errors: models and simulation systems," IEEE Transactions on Nuclear Science, vol. 46, pp. 774-780, 1999.
9. Y. Tosaka et al., "Comprehensive study of soft errors in advanced CMOS circuits with 90/130nm technology," IEEE IEDM, pp. 941-948, 2004.
10. Y. Tosaka et al, "Comprehensive soft error simulator NISES II," Proc. IEEE International Conference on SISPAD, pp. 219-226, 2004.
11. N. J. Wang et al., "Characterizing the effects of transient faults on a high-performance processor pipeline," Proc. IEEE International Conference on Dependable Systems and Networks, pp.61-70, 2004.