Very wide register: An asymmetric register file organization for low power embedded processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 1066-1071

  Raghavan, Praveen ^a,b   Lambrechts, Andy ^a,b   Jayapala, Murali ^a   Catthoor, Francky ^a,b   Verkest, Diederik ^a,b,c   Corporaal, Henk ^a,d  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^d EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; NETWORK ARCHITECTURE; PRODUCT DESIGN;

ENERGY GAINS; FILE ARCHITECTURE; REGISTER FILE ORGANIZATION; SOFTWARE DEFINED RADIO (SDR);

EMBEDDED SYSTEMS;

EID: 34548308801     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364435     Document Type: Conference Paper

References (19)

1. TI DSP Benchmark Suite http://focus.ti.com/docs/toolsw/folders/ print/sprc092.html.
2. Trimaran: An Infrastructure for Research in Instruction-Level Parallelism. http://www.trimaran.org, 1999.
3. B. Amrutur et al. Speed and power scaling of SRAM's. In IEEE JSSC, vol. 35, Feb 2000.
4. K. Asanović. Vector Microprocessors. PhD thesis, University of California Berkeley, 1998.
5. H. Corporaal. Microprocessor Architectures : From VLIW to TTA. John Wiley & Sons, 1998.
6. P. Evans, et al. Energy consumption modeling and optimization for SRAM's. In IEEE JSSC, vol 30, May 1995.
7. HP Research, http://quid.hpl.hp.com:9081/cacti/index.y. Cacti 4.1.
8. Improv Systems, Inc, http://www.improvsys.com. Jazz DSP processor: Product Brief, 1999.
9. J. Janssen and H. Corporaal. Partitioned register file for TTAs. In Proc. of Micro, pages 303-312, 1995.
10. M. Kandemir, et al. Compiler-directed scratch pad memory optimization for embedded multiprocessors. In IEEE Trans on VLSI, pages 281-287, March 2004.
11. U. J. Kapasi, et al. Programmable stream processors. IEEE Computer, Aug. 2003.
12. C. E. Kozyrakis et al. Scalable vector processors for embedded systems. IEEE Micro, 23(6):36-45, 2003.
13. A. Lambrechts, et al. Power breakdown analysis for a heter. NoC platform running a video application. Proc of ASAP, Jul 2005.
14. V. Lapinskii, et al. Application-specific clustered VLIW datapaths: Early exploration on a parameterized design space. IEEE TCAD, 21(8):889-903, Aug 2002.
15. P. OpDeBeeck, et al. CRISP: A template for reconfigurable instruction set processors. In Proc of FPL, Aug 2001.
16. S. Rixner, et al. Register organization for media processing. In HPCA, Jan 2000.
17. J. Sánchez et al Modulo scheduling for a fully-distributed clustered VLIW architectures. In Proc of MICRO, Dec 2001.
18. Texas Instruments, Inc, http://www.ti.com. TMS320C6000 CPU and Instruction Set Reference Guide, Oct 2000.
19. J-B.Domelevo, Working on the Design of a Customizable Ultra-Low Power Processor: A Few Experiments Masters Thesis, ENS Cachan Bretange/IMEC, Sep 2005.