Resource estimation methodology for multimedia applications

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 6504, Issue , 2007, Pages

  Kalva, Hari ^a   Shankar, Ravi ^a   Patel, Tuhina ^a   Cruz, Camilo ^a  

^a Florida Atlantic Univ

Author keywords

Architecture; Components; H.264; Multimedia; Resource estimation

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; PRODUCT DEVELOPMENT; RESOURCE ALLOCATION; VIDEO STREAMING;

RESOURCE ESTIMATION; VIDEO DECODER;

MULTIMEDIA SERVICES;

EID: 34548210848     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.706009     Document Type: Conference Paper

References (19)

1. Brooks, D.M.; Bose, P.; Schuster, S.E.; Jacobson, H.; Kudva, P.N.; Buyuktosunoglu, A.; Wellman, J.; Zyuban, V.; Gupta, M.; Cook, P.W., "Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors," Micro, IEEE, vol.20, no.6pp.26-44, Nov/Dec 2000
2. Milder, P. A., Ahmad, M., Hoe, J. C., and Püschel, M. 2006. Fast and accurate resource estimation of automatically generated custom DFT IP cores. In Proceedings of the International Symposium on Field Programmable Gate Arrays (Monterey, California, USA, February 22 - 24,2006). FPGA'06. ACM Press, New York, NY, 211-220.
3. Tsui, C., Chan, K., Wu, Q., Ding, C., and Pedram, M. 1997. A power estimation framework for designing low power portable video applications. In Proceedings of the 34th Annual Conference on Design Automation (Anaheim, California, United States, June 09-13,1997). DAC '97. ACM Press, New York, NY, 421-424.
4. Degalahal, V.; Tuan, T., "Methodology for high level estimation of FPGA power consumption," Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific , vol.1, no.pp. 657- 660 Vol. 1, 18-21 Jan. 2005
5. Kalla, P.; Henkel, J.; Hu, X.S., "SEA: fast power estimation for micro-architectures," Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific , vol., no.pp. 600- 605, 21-24 Jan. 2003
6. A. Sinha and A. Chandrakasan, "JouleTrack - A Web based tool for software energy profiling," in Proc. 38th Design Automation Conf., June 2001, pp. 220-225.
7. E. Senn, , et al., "Power Consumption Estimation of a C Program for Data-Intensive Applications," Integrated Circuit Design Power and Timing Modeling, Optimization and Simulation: Proceedings 12th International Workshop PATMOS 2002, Seville, Spain, September 11-13, 2002, Lecture Notes in Computer Science 2451, Springer Verlag, 2002, pp. 332-341.
8. M Schneider, H Blume, TG Noll," Power estimation on functional level for programmable processors," Advances in Radio Science (2004) 2:215-219.
9. K. Choi, K. Dantu, and M. Pedram, "Frame-based dynamic voltage and frequency scaling for a MPEG decoder," Proc. of the IEEE/ACM International Conference on Computer Aided Design (ICCAD 2002), Nov. 2002, pp. 732-737.
10. E.-Y. Chung, L. Benini, and G. De Micheli, "Contents provider-assisted dynamic voltage scaling for low energy multimedia applications," Proc. of the 2002 International Symposium on Low Power Electronics and Design, Aug. 2002, pp. 42-47.
11. S. Pasricha, S. Mohapatra, M. Luthra, N. Dutt, and N. Subramanian, "Reducing backlight power consumption for streaming video applicationson mobile handheld devices," Proc. of the 1st Workshop on Embedded Systems for Real-Time Multimedia, Oct. 2003, pp. 11-17.
12. ISO/IEC JTC1/SC29/WG11, "Text of ISO/IEC FDIS 14496-10: Information Technology - Coding of audio-visual objects - Part 10: Advanced Video Coding," MPEG Document N5555, March 2003.
13. T. Wiegand, G. Sullivan, G. Bjontegaard, and A. Luthra. "Overview of the H.264/AVC Video Coding Standard," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, July 2003.
14. J. Reinders, "VTune Performance Analyzer Essentials: Measurement and Tuning Techniques for Software Developers," Intel Press 2004.
15. H. Mizuno, H. Kobayashi, T. Onoye, and I. Shirakawa, "Power Estimation at Architecture Level for Embedded Systems," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS2002), Vol. II, pp. 476-479.
16. K Tatas, M Dasygenis, A Argyriou, et al. Address Bus Power Exploration in Programmable Processors for Realization of Multimedia Applications[C]. IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'2001), YverdonLes-Bains, Switzerland, IEEE Computer Society, 2001.
17. Kalva, Hari; Furht, Borko, "Complexity estimation of the H.264 coded video bitstreams," Computer Journal. Vol. 48, no. 5, pp. 504-513. 2005.
18. Horowitz, M., Zoch, A., and Kossentini, F. (2003) H.264/AVC Baseline Decoder Complexity Analysis. IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, pp. 704-716.
19. Wolf, F., "Behavioral Intervals in Embedded Software," Kluwer Academic Publishers, Boston, MA, 2002.