SEA: Fast power estimation for micro-architectures

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 600-605

  Kalla, P ^a   Henkel, J ^b   Hu, X S ^a  

^a University of Notre Dame   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; ESTIMATION; SYSTEM-ON-CHIP;

ARCHITECTURAL FEATURES; ENERGY ESTIMATION; MICRO ARCHITECTURES; MICROPROCESSOR CORE; ORDERS OF MAGNITUDE; POWER ESTIMATIONS; PROGRAMMABLE HARDWARE; REAL-WORLD DESIGNS;

DESIGN;

EID: 4544246582     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1195095     Document Type: Conference Paper

References (25)

1. C. Brandolese, W. Fornaciari, F. Salice and D. Scuito, "Energy estimation for 32-bit microprocessors", CODES 2000, pp. 24-33.
2. D. Brooks, V. Tiwari and M. Martonosi, "Wattch: A framework for architectural- power analysis and optimization", ISCA 2000, pp. 83-94.
3. D.C. Burger, T.M. Austin and S. Bennett, "Evaluating future microprocessors:The SimpleScalar Tool Set", TR:1308, University of Wisconsin-Madison, July 1996.
4. G. Cai and C.H. Lim, "Architectural-level power/performance optimization and dynamic power estimation", Cool Chips Tutorial colocated with MICRO32, Nov 1999.
5. C. Chakrabarti and D. Gaitonde, "Instruction level power model of microcontrollers", ISCAS 1999, vol.1, pp. 76-79.
6. N. Chang, K. Kim and H.G. Lee, "Cycle-accurate energy consumption measurement and analysis: Case study of the ARM7TDMI", ISLPED 2000, pp.185-190.
7. S. Ghiyasi and D. Grunwald, "A comparison of two architectural power models", PACS, ASPLOS-IX, Nov 2000.
8. C-T. Hsieh and M. Pedram, "Microprocessor power analysis by labeled simulation", IEEE Trans. on Computer Aided Design, Vol. 17. No. 11, Nov. 1998, pp. 1080-1089.
9. R. Joseph and M. Martonosi, "Run-time power estimation in high-performance microprocessors", ISLPED 2001. pp. 135-140.
10. P. E. Landman and J. M. Rabaey, "Activity-sensitive architectural power analysis". IEEE Trans. on Computer-Aided Design of ICAS, pp. 571-587, 1996.
11. S. Lee, A. Ermedahl and S.L. Min, "An accurate instruction-level energy consumption model for embedded RISC processors", LCTES 2001, pp. 1-10.
12. M. Levy, "Processors measure up to the power challenge", Article in EDN, July 22, 1999, www.e-insite.net/ednmag.
13. "MicroSPARC-IIep Users manual", Sun Microsystems, April 1997.
14. G. Qu, N. Kawabe, K. Usami and M. Potkonjak, "Function-Level power estimation methodology for microprocessors", DAC 2000, pp. 810-813.
15. J. T. Russell and M. F. Jacome, "Software power estimation and optimization for high performance, 32-bit embedded processors", ICCD 1998, pp. 328-333.
16. A. Sama, M. Balakrishnan and JFM Theeuwen, "Speeding up power estimation of embedded software", ISLPED 2000, pp.191-196.
17. M. Sami, D. Sciuto, C.Silvano and V. Zaccaria, "Instruction-level power estimation for embedded VLIW cores", CODES 2000, pp.34-38.
18. D. Sarta, D. Trifone and G. Ascia, "A data dependent approach to instruction level power estimation", VOLTA 1999, pp. 182-190.
19. T. Simunic, L. Benini and G. De Micheli, "Cycle-accurate simulation of energy consumption in embedded systems", DAC 1999, pp.867-872.
20. A. Sinha, and A.P. Chandrakasan, "JouleTrack - A web based tool for software energy profiling", DAC 2001, pp. 220-225.
21. P. Stanley-Marbell and M.S. Hsiao,"Fast, flexible, cycle-accurate energy estimation", ISLPED 2001, pp. 141-146.
22. V. Tiwari, S. Malik, A. Wolfe and M.T. Lee, "Instruction level power analysis and optimization of software", Journal of VLSI signal processing, 1996, pp. 1-18.
23. W. Ye, N. Vijayakrishnan, M. Kandemir and M.J. Irwin, "The design and use of SimplePower: A cycle accurate energy estimation tool", DAC 2000, pp340-345.
24. www.sequencedesign.com
25. http://www.sun.com/microelectronics/communitysource