Reconfigurable parallel architecture for genetic algorithms: Application to the synthesis of digital circuits

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4419 LNCS, Issue , 2007, Pages 326-336

  Ferlin, Edson P ^a,b   Lopes, Heitor S ^b   Erig Lima, Carlos R ^b   Cichaczewski, Ederson ^a  

^a POSITIVO UNIVERSITY   (Brazil)

^b UNIVERSIDADE TECNOLÓGICA FEDERAL DO PARANÁ   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATORIAL CIRCUITS; COMPUTER ARCHITECTURE; DIGITAL CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PARALLEL PROCESSING SYSTEMS; PROJECT MANAGEMENT;

HARDWARE ADAPTATION; RECONFIGURABLE PARALLEL ARCHITECTURE;

GENETIC ALGORITHMS;

EID: 34548092403     PISSN: 03029743     EISSN: 16113349     Source Type: Conference Proceeding    
DOI: 10.1007/978-3-540-71431-6_30     Document Type: Conference Paper

References (17)

1. Cantú-Paz, E.: Efficient and Accurate Parallel Genetic Algorithms, vol. 1, Kluwer Academic, Norwel (2001).
2. Coello-Coello, C.A., Aguirre, A.H.: On the use of a population-based particle swarm optimizer to design combinational logic circuits. In: Proc. NASA/DoD Conference on Evolvable Hardware (2004) 183-190.
3. Dongarra, J., Foster, I., Fox, G., Gropp, W., Kennedy, K., Torczon, L., White, A.: Sourcebook of parallel computing. Morgan Kaufmann, San Francisco (2003).
4. Goldberg, D.: Genetic Algorithms in Search, Optimization, and Machine Learning. Addison Wesley, Reading (1989).
5. Graham, P., Nelson, B.: A Hardware genetic algorithm for the traveling salesman problem on Splash 2. In: Field-Programmable Logic and Applications, SpringerVerlag, Berlin (1995) 352-361.
6. Hartenstein, R.: A Decade of reconfigurable computing: a visionary retrospective. In: Proc. IEEE Conf. on Design, Automation and Test in Europe (2001) 642-649.
7. Holland, J.H.: Adaptation in Natural and Artificial Systems. University of Michigan Press, East Lansing (1975).
8. Lysaght, P., Rosenstiel, W.: New algorithms, Architectures and Applications for Reconfigurable Computing. Springer, New York (2005).
9. Gokhale, M., Graham, P.S.: Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays. Springer, Berlin (2005).
10. M. Matsumoto, Nishimura, T.: Mersenne twister: a 623-dimensionally equidistributed uniform pseudorandom number generator. ACM Transactions on Modeling and Computer Simulations (1998) 3-30.
11. rd European Conference on Genetic Programming, LNCS 1802 (2000) 121-132.
12. Murdocca, M. J., Heuring, V.P.: Principles of Computer Architecture. Prentice Hall, New Jersey (2001).
13. Pedroni, V.A.: Circuit Design with VHDL. MIT Press, Cambridge (2004).
14. Sekanina, L., Ruzicka, R.: Easily testable image operators: the class of circuits where evolution beats engineers. In: Proc. NASA/DoD Conference on Evolvable Hardware (2003) 135-144.
15. th Midwest Symposium on Circuits and Systems, vol 1 (2004) 549-552.
16. Yue, K.K., Lilja, D.J.: Designing multiprocessor scheduling algorithms using a distributed genetic algorithm system. Evolutionary Algorithms in Engineering Applications 33 (1997) 39-40.
17. Zhang, Y., Smith, S.L., Tyrrell, A.M.: Digital circuit design using intrinsic evolvable hardware. In: Proc. NASA/DoD Conference on Evolvable Hardware (2004) 55-62.