Single-chip MPEG-2 422P@HL CODEC LSI with multichip configuration for large scale processing beyond HDTV level

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 9, 2007, Pages 1055-1059

  Iwasaki, Hiroe ^a   Naganuma, Jiro ^a   Nitta, Koyo ^a   Nakamura, Ken ^a   Yoshitome, Takeshi ^a   Ogura, Mitsuo ^a   Nakajima, Yasuyuki ^a   Tashiro, Yutaka ^a   Onishi, Takayuki ^a   Ikeda, Mitsuo ^a   Minami, Toshihiro ^a   Endo, Makoto ^a   Yashima, Yoshiyuki ^a  

^a NTT CORPORATION   (Japan)

Author keywords

Embedded system; High performance; MPEG 2 CODEC; System on chips

Indexed keywords

EMBEDDED SYSTEMS; HIGH DEFINITION TELEVISION; MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIMEDIA SERVICES; OPTICAL RESOLVING POWER;

LARGE SCALE PROCESSING; MPEG-2 CODEC; MULTICHIP CONFIGURATION; SYSTEM-ON-CHIPS;

MICROPROCESSOR CHIPS;

EID: 34548079847     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.902212     Document Type: Article

References (10)

1. Information Technology - Generic Coding of Moving Pictures and Associated Audio: Systems/Vidual/Audio, ISO/TEC 13818-1/2/3, Nov. 1994.
2. T. Yoshitome, K. Nakamura, K. Nitta, M. Ikeda, and M. Endo, "Development of an HDTV MPEG-2 encoder based on multiple enhanced SDTV encoding LSIs," in Proc. Int. Conf. Consumer Electron. (ICCE), 2001, pp. 160-161.
3. M. Mizuno, Y. Ooi, N. Hayashi, J. Goto, M. Hozumi, K. Furuta, A. Shibayama, Y. Nakazawa, O. Ohnishi, S. Y. Zhu, Y. Yokoyama, Y. Katayama, H. Takano, N. Miki, Y. Senda, and M. Yamashina, "A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking," IEEE Solid-State Circuits, vol. 32, no. 11, pp. 1807-1816, Nov. 1997.
4. 2 0.7-W single-chip MPEG-2 422P@ML video, audio, and system, encoder with, a 64-Mb embedded DRAM for portable 422P@HL encoder system," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 450-454, Mar. 2002.
5. M. Ikeda, T. Kondo, K. Nitta, K. Suguri, T. Yoshitome, T. Minami, J. Naganuma, and T. Ogura, "An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architecture," in Proc. Des., Autom. Test Eur. Conf., 1999, pp. 44-50.
6. Y. Tashiro, T. Izuoka, K. Yanaka, Y. Ito, N. Ono, Y. Yashima, H. Yamauchi, and H. Kotera, "MPEG2 video and audio CODEC board set for a personal computer," in Proc. IEEE Global Telecommun. Conf., 1995, pp. 483-487.
7. K. Nakamura, T. Yoshitome, and Y. Yashima, "Super high resolution video CODEC system, with multiple MPEG-2 HDTV CODEC LSI's," in Proc. Int. Symp. Circuits Syst. (ISCAS), 2004, pp. 23-26.
8. T. Onishi, M. Ikeda, J. Naganuma, M. Endo, and Y. Yashima, "A distributed TS-MUX architecture for multi-chip extension beyond the HDTV level," in Proc. Int. Symp. Circuits Syst. (ISCAS), 2004, pp. 23-26.
9. H. Iwasaki, J. Naganuma, Y. Nakajima, Y. Tashiro, K. Nakamura, T. Yoshitome, T. Onishi, M. Ikeda, T. Izuoka, and M. Endo, "A 1.1W single-chip MPEG-2 HDTV CODEC LSI for embedding in consumer-oriented mobile CODEC systems," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), 2003, pp. 177-180.
10. M. Inamori, H. Iwasaki, T. Onishi, M. Ikeda, J. Naganuma, and Y. Yashima, "New set-top bos for interactive visual communication of home entertainment using MPEG-2 full-duplex CODEC LSI," IEEE Trans. Consumer Electron., vol. 51, no. 2, pp. 640-642, May 2005.