Flexible two-level boolean minimizer BOOM-II and its applications

Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006

Volumn , Issue , 2006, Pages 369-376

  Fišer, Petr ^a   Kubátová, Hana ^a  

^a CZECH TECHNICAL UNIVERSITY IN PRAGUE   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN ALGEBRA; CONSTRAINT THEORY; PROBLEM SOLVING;

BOOM-II; MINIMIZER BOOM; OUTPUT VARIABLES; TWO LEVEL BOOLEAN MINIMIZER;

OPTIMIZATION;

EID: 34547978295     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2006.53     Document Type: Conference Paper

References (19)

1. S. Hassoun and T. Sasao, "Logic Synthesis and Verification", Boston, MA, Kluwer Academic Publishers, 2002, 454 pp.
2. Agarwal, Kime, Saluja: "A tutorial on BIST, part 1: Principles". IEEE Design & Test of Computers, vol. 10, No. 1 March 1993, pp.73-83, part 2: Applications, No.2 June 1993, pp.69-77
3. E.J. McCluskey, "Minimization of Boolean functions", The Bell System Technical Journal, 35, No. 5, Nov. 1956, pp. 1417-1444
4. R.K. Brayton et al., "Logic minimization algorithms for VLSI synthesis", Boston, MA, Kluwer Academic Publishers, 1984, 192 pp.
5. J. Hlavička and P. Fišer, "BOOM - a Heuristic Boolean Minimizer", Proc. ICCAD 2001, San Jose, Cal. (USA), 4.-8.11.2001, 439-442
6. P. Fišer and J. Hlavička, "BOOM - A Heuristic Boolean Minimizer", Computers and Informatics, Vol. 22, 2003, No. 1, pp. 19-51
7. M. Chatterjee and D.K. Pradhan, "A BIST Pattern Generator Design for Near-Perfect Fault Coverage", IEEE Transactions on Computers, vol. 52, no. 12, 2003, pp. 1543-1558
8. P. Fišer, J. Hlavička and H. Kubátová, "Column-Matching BIST Exploiting Test Don't-Cares". Proc. 8th IEEE Europian Test Workshop (ETW'03), Maastricht (NL), 25.-28.5.2003, pp. 215-216
9. P. Fišer, J. Hlavička and H. Kubátová, "FC-Min: A Fast Multi-Output Boolean Minimizer", Proc. Euromicro Symposium on Digital Systems Design (DSD'03), Antalya (TR), 3.-5.9.2003
10. P. Fišer and H. Kubátová, "Boolean Minimizer FC-Min: Coverage Finding Process", Proc. 30th Euromicro Symposium on Digital Systems Design (DSD'04), Rennes (FR), 31.8. - 3.9.04, pp. 152-159
11. P. Fišer and H. Kubátová, "Output Grouping-Based Decomposition of Logic Functions", Proc. 8th IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop 2005 (DDECS'05), Sopron, HU, 13.-16.4.2005, pp. 137-144
12. E.M. Sentovich, et al.: "SIS: A System for Sequential Circuit Synthesis", Electronics Research Laboratory Memorandum No. UCB/ERL M92/41, University of California, Berkeley, CA 94720, 1992
13. P. Fišer and H. Kubátová, "Single-Level Partitioning Support in BOOM-II", Proc. 2nd Descrete-Event System Design 2004 (DESDes'04), Dychów, Poland, 15.-17.9.04, pp. 149-154
14. S. Yang, "Logic Synthesis and Optimization Benchmarks User Guide", Technical Report 1991-IWLS-UG-Saeyang, MCNC, Research Triangle Park, NC, January 1991
15. P. Fišer and H. Kubátová, "Two-Level Boolean Minimizer BOOM-II", Proc. 6th Int. Workshop on Boolean Problems (IWSBP'04), Freiberg, Germany, 23.24.9.2004, pp. 221-228
16. A. Mishchenko, B. Steinbach and M. A. Perkowski, "An algorithm for bi-decomposition of logic functions", Proc. DAC'01, pp. 103-108.
17. O. Coudert: Two-level logic minimization: an overview, Integration, the VLSI journal, 17-2, pp. 97-140, Oct. 1994
18. L. Józwiak, A. Chojnacki: High-quality Sub-function Construction in Functional Decomposition Based on Information Relationship Measures, DATE'2001 - Design, Automation, and Test in Europe Conference, Munich, Germany, 13-16 March, 2001, ISBN 0-7695-0993-2, IEEE Computer Society Press, Los Alamitos, CA, USA, 2000, pp. 383-390.
19. E. I. Goldberg, L. P. Carloni, T. Villa, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Negative Thinking in Branch-and-Bound: the Case of Unate Covering. IEEE Transactions on Computer-Aided Design, 19(3), pp. 281-294, March 2000.