BOOM - A heuristic Boolean minimizer

Computing and Informatics

Volumn 22, Issue 1, 2003, Pages 19-51

  Fišer, Petr ^a   Hlavička, Jan ^a  

^a CZECH TECHNICAL UNIVERSITY IN PRAGUE   (Czech Republic)

Author keywords

Boolean minimization; Covering problem solution; Group minimization; Implicant expansion; Logic functions; Mutations; Sparse functions

Indexed keywords

ALGORITHMS; COMPUTER PROGRAMMING LANGUAGES; FORMAL LOGIC; FUNCTIONS; HEURISTIC METHODS; ITERATIVE METHODS; PROBLEM SOLVING;

BOOLEAN MINIMIZATION; SPARSE FUNCTIONS;

BOOLEAN ALGEBRA;

EID: 0347596514     PISSN: 13359150     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (27)

1. QUINE, W. V.: The Problem of Simplifying Truth Functions. Amer. Math. Monthly, Vol. 59, 1952, No. 8, pp. 521-531.
2. MCCLUSKEY, E. J.: Minimization of Boolean functions. The Bell System Technical Journal, Vol. 35, 1956, No. 5, pp. 1417-1444.
3. BRAYTON, R. K. et al.: Logic Minimization Algorithms for VLSI Synthesis. Boston, MA, Kluwer Academic Publishers, 1984.
4. HACHTEL, G. D. - SOMENZI, F.: Logic Synthesis and Verification Algorithms. Boston, MA, Kluwer Academic Publishers, 1996, pp. 564.
5. RUDELL, R. L. - SANGIOVANNI-VINCENTELLI, A. L.: Multiple-Valued Minimizationn for PLA Optimization. IEEE Trans. on CAD, Vol. 6, 1987, No. 5, pp. 725-750.
6. MCGEER, P. et al.: ESPRESSO-SIGNATURE: A New Exact Minimizer for Logic Functions. In Proc. of the Design Automation Conf. '93.
7. NGUYEN, L. - PERKOWSKI, M. - GOLDSTEIN, N.: Palmini - Fast Boolean Minimizer for Personal Computers. In Proc. of the Design Automation Conf. '87, pp. 615-621.
8. COUDERT, O. - MADRE, J. C.: Implicit and Incremental Computation of Primes and Essential Primes of Boolean Functions. Proc. of 29th DAC, Anaheim CA, USA, June 1992, pp. 36-39.
9. COUDERT, O. - MADRE, J. C. - FRAISSE, H.: A New Viewpoint on Two-Level Logic Minimization. Proc. of 30th DAC, Dallas TX, USA, June 1993, pp. 625-630.
10. FIŠER, P. - HLAVIČKA, J.: Efficient Minimization Method for Incompletely Defined Boolean Functions. Proc. 4th Int. Workshop on Boolean Problems, Freiberg (Germany), Sept. 21-22, 2000, pp. 91-98.
11. FIŠER, P. - HLAVIČKA, J.: Implicant Expansion Method used in the BOOM Minimizer. Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS'01), Gyor (Hungary), 18-20. 4. 2001, pp. 291-298.
12. HLAVIČKA, J. - FIŠER, P.: A Heuristic Method of Two-Level Logic Synthesis. Proc. The 5th World Multiconference on Systemics, Cybernetics and Informatics SCI'2001, Orlando, Florida (USA) 22-25. 7. 2001, Vol. XII, pp. 283-288.
13. FIŠER, P. - HLAVIČKA, J.: On the Use of Mutations in Boolean Minimization. Proc. Euromicro Symposium on Digital Systems Design, Warsaw (Poland) 4-6. 9. 2001, pp. 300-307.
14. HLAVIČKA, J.- FIŠER, P.: BOOM - a Heuristic Boolean Minimizer. Proc. ICCAD-2001, San Jose, Cal. (USA), 4-8. 11. 2001, pp. 439-442.
15. http://eda.seodu.co.kr/chang/download/espresso/.
16. MCCLUSKEY, E. J.: Logic Design Principles. Prentice-Hall, Englewood Cliffs, 1986.
17. CHATTERJEE, M. - PRADHAN, D. J.: A Novel Pattern Generator for Near-Perfect Fault Coverage. Proc. of VLSI Test Symposium 1995, pp. 417-425.
18. TOUBA, N. A. - MCCLUSKEY, E. J.: Transformed Pseudo-Random Patterns for BIST. CRC Technical Report No. 94-10, 1994.
19. RUDELL, R. L.: Logic Synthesis for VLSI Design. Ph.D. Thesis, UCB/ERL M89/49, 1989
20. SERVÍT, M.: A Heuristic Method for Solving Weighted Set Covering Problems. Digital Processes, Vol. 1, 1975, No. 2, pp. 177-182.
21. COUDERT, O.: Two-Level Logic Minimization: An Overview, Integration. The VLSI Journal, 17-2, pp. 97-140, Oct. 1994.
22. ftp://ic.eecs.berkeley.edu.
23. http://service.felk.cvut.cz/vlsi/prj/BOOM.
24. http://service.felk.cvut.cz/vlsi/prj/BoomBench.
25. FIŠER, P. - HLAVIČKA J.: A Set of Logic Design Benchmarks. Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS'02), Brno (Czech Rep.), 17-19. 4. 2002, pp. 324-327.
26. FIŠER, P. - HLAVIČKA J.: Column-Matching Based BIST Design Method. Proc. 7th IEEE European Test Workshop (ETW'02), Corfu (Greece), 26-29. 5. 2002, pp. 15-16.
27. HARTMANN, J. - KEMNITZ, G.: How to Do Weighted Random Testing for BIST. Proc. of International Conference on Computer-Aided Design (ICCAD), pp. 568-571, 1993.