Boolean minimizer FC-Min: Coverage finding process

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 152-159

  Fišer, Petr ^a   Kubátová, Hana ^a  

^a CZECH TECHNICAL UNIVERSITY IN PRAGUE   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; C (PROGRAMMING LANGUAGE); COMPUTER PROGRAMMING; FUNCTIONS; LOGIC DESIGN; MATHEMATICAL MODELS; OPTIMIZATION; PROBLEM SOLVING;

BOOLEAN MINIMIZER; BUILD-IN SELF-TEST (BIST) DESIGN; FIND COVERAGE PROBLEM; REDUCTION PHASE;

BOOLEAN ALGEBRA;

EID: 13944269526     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dsd.2004.1333271     Document Type: Conference Paper

References (17)

1. S. Hassoun and T. Sasao, "Logic Synthesis and Verification", Boston, MA, Kluwer Academic Publishers, 2002,454 pp.
2. Agarwal, Kime, Saluja: A tutorial on BIST, part 1: Principles. IEEE Design & Test of Computers, vol. 10, No. 1 March 1993, pp.73-83, part 2: Applications, No.2 June 1993, pp.69-77
3. Agarwal, Kime, Saluja: A tutorial on BIST, part 1: Principles. IEEE Design & Test of Computers, vol. 10, No. 1 March 1993, pp.73-83, part 2: Applications, No.2 June 1993, pp.69-77
4. W.V. Quine, "The problem of simplifying truth functions", Amer. Math. Monthly, 59, No.8, 1952, pp. 521-531
5. E.J. McCluskey, "Minimization of Boolean functions", The Bell System Technical Journal, 35, No. 5, Nov. 1956, pp. 1417-1444
6. S.J. Hong, R.G. Cain and D.L. Ostapko, "MINI: A heuristic approach for logic minimization", IBM Journal of Res. & Dev., Sept. 1974, pp.443-458
7. R.K. Brayton et al., "Logic minimization algorithms for VLSI synthesis", Boston, MA, Kluwer Academic Publishers, 1984, 192 pp.
8. P. McGeer et al., "ESPRESSO-SIGNATURE: A new exact minimizer for logic functions", Proc. DAC'93
9. O. Coudert, "Doing two-level logic minimization 100 times faster", Proc. of the sixth annual ACM-SIAM symposium on Discrete algorithms, 1995, pp.112-121
10. J. Hlavička and P. Fišer, "BOOM - a Heuristic Boolean Minimizer", Proc. ICCAD-2001, San Jose, Cal. (USA), 4.-8.11.2001, 439-442
11. P. Fišer and J. Hlavička, "BOOM - A Heuristic Boolean Minimizer", Computers and Informatics, Vol. 22, 2003, No. 1, pp. 19-51
12. P. Fišer, J. Hlavička and H. Kubátová "FC-Min: A Fast Multi-Output Boolean Minimizer", Proc. Euromicro Symposium on Digital Systems Design (DSD'03), Antalya (TR), 3.-5.9.2003
13. M. Chatterjee and D.J. Pradhan, "A novel pattern generator for near-perfect fault coverage", Proc. of VLSI Test Symposium 1995, pp. 417-425
14. N.A. Touba and E.J. McCluskey, "Transformed Pseudo-Random Patterns for BIST", CRC Technical Report No. 94-10, 1994
15. P. Fišer, J. Hlavička and H. Kubátová, "Column-Matching BIST Exploiting Test Don't-Cares". Proc. 8th IEEE Europian Test Workshop (ETW'03), Maastricht (NL), 25.-28.5.2003, pp. 215-216
16. S. Yang, "Logic Synthesis and Optimization Benchmarks User Guide", Technical Report 1991-IWLS-UG-Saeyang, MCNC, Research Triangle Park, NC, January 1991
17. G. De Micheli, "Synthesis and Optimization of Digital Circuits". McGraw-Hill, 1994