FC-Min: A fast multi-output Boolean minimizer

Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

Volumn , Issue , 2003, Pages 451-454

  Fiser, P ^a   Hlavicka, J ^a   Kubatova, H ^a  

^a CZECH TECHNICAL UNIVERSITY IN PRAGUE   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

HEURISTIC ALGORITHMS;

BOOLEAN MINIMIZATION; BOOLEAN MINIMIZER; MINIMIZATION ALGORITHMS; MULTI-OUTPUT; OUTPUT VARIABLES; PRIME IMPLICANTS;

SYSTEMS ANALYSIS;

ALGORITHMS; SYSTEMS ENGINEERING;

EID: 13944261099     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2003.1231982     Document Type: Conference Paper

References (17)

1. S. Hassoun and T. Sasao, "Logic Synthesis and Verification", Boston, MA, Kluwer Academic Publishers, 2002, 454 pp.
2. E.J. McCluskey, "Minimization of Boolean functions", The Bell System Technical Journal, 35, No. 5, Nov. 1956, pp. 1417-1444
3. W.V. Quine, "The problem of simplifying truth functions", Amer. Math. Monthly, 59, No.8, 1952, pp. 521-531
4. S.J. Hong, R.G. Cain and D.L. Ostapko, "MINI: A heuristic approach for logic minimization", IBM Journal of Res. & Dev., Sept. 1974, pp.443-458
5. R.K. Brayton et al., "Logic minimization algorithms for VLSI synthesis", Boston, MA, Kluwer Academic Publishers, 1984, 192 pp.
6. G.D. Hachtel and F. Somenzi, "Logic synthesis and verification algorithms", Boston, MA, Kluwer Academic Publishers, 1996, 564 pp.
7. R.L. Rudell and A.L. Sangiovanni-Vincentelli, "Multiple-valued minimization for PLA optimization", IEEE Trans. on CAD, 6(5): 725-750, Sept.1987
8. P. McGeer et al., "ESPRESSO-SIGNATURE: A new exact minimizer for logic functions", Proc. DAC'93
9. J. Hlavicka and P. Fiser, "BOOM - a Heuristic Boolean Minimizer", Proc. ICCAD-2001, San Jose, Cal. (USA), 4.-8.11.2001, 439-442
10. O. Coudert, "Doing two-level logic minimization 100 times faster", Proc. of the sixth annual ACM-SIAM symposium on Discrete algorithms, 1995, pp.112-121
11. http://www.ee.pdx.edu/~alanmi/research/
12. N.A. Touba and E.J. McCluskey, "Transformed Pseudo-Random Patterns for BIST", CRC Technical Report No.94-10, 1994
13. M. Chatterjee and D.J. Pradhan, "A novel pattern generator for near-perfect fault coverage", Proc. of VLSI Test Symposium 1995, pp. 417-425
14. P. Fiser and J. Hlavicka, "Column-Matching Based BIST Design Method", Proc. 7th IEEE European Test Workshop (ETW'02), Corfu (Greece), 26.-29.5.2002, pp. 15-16
15. S. Yang, "Logic Synthesis and Optimization Benchmarks User Guide", Technical Report 1991-IWLS-UG-Saeyang, MCNC, Research Triangle Park, NC, January 1991
16. ftp://ftp.mcnc.org/pub/benchmark/Benchmark-dirs/LGSynth93/testcases/pla/
17. http://eda.seodu.co.kr/~chang/download/espresso/