Towards an efficient switch architecture for high-radix switches

ANCS 2006 - Proceedings of the 2006 ACM/IEEE Symposium on Architectures for Networking and Communications Systems

Volumn , Issue , 2006, Pages 11-20

  Mora, G ^a   Flich, J ^a   Duato, J ^a   Lopez P ^a   Baydal, E ^a   Lysne, O ^b  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b SIMULA RESEARCH LABORATORY   (Norway)

Author keywords

Arbiter efficiency; Partitioned crossbar; Switch organization

Indexed keywords

COMPUTATIONAL COMPLEXITY; COST EFFECTIVENESS; ELECTRIC POWER UTILIZATION; INTERCONNECTION NETWORKS; PACKET NETWORKS; SCALABILITY; TELECOMMUNICATION TRAFFIC;

ARBITER EFFICIENCY; COMPUTING SYSTEMS; PARTITIONED CROSSBAR; SWITCH ORGANIZATION;

SWITCHES;

EID: 34547651099     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1185347.1185350     Document Type: Conference Paper

References (23)

1. Advanced switching for the PCI express architecture -white paper. Available at http://www.intel.com/technology/pciexpress/devnet/ AdvancedSwitching.pdf.
2. Infiniband™ trade association. http://www.infinibandta.com.
3. Myrinet, 2000 series networking. Available at http://www.cspi.com/ multicomputer/products/2000.series.networking/2000.networking.htm.
4. Quadrics qsnet. Available at http://doc.quadrics.com.
5. T. Anderson, S. Owicki, J. Saxe, and C. Thacker. High-speed switch scheduling for local-area networks. ACM Trans, on Computer Systems, 11(4):319-352, Nov. 1993.
6. W. J. Dally. Virtual-channel flow control. Proceedings of the 17th annual International Symposium on Computer Architecture, pages 60-68, 1990.
7. W. J. Dally and C. L. Seitz. The torus routing chip. Distributed Computing, 1(4):187-196, 1986.
8. J. Duato and et al. Implementation of recn on a switch without egress queues. Research Report DISCA/0068-2006, Universidad Politecnica de Valencia, 2006, available at www.disca.upv.es.
9. J. Duato, I. Johnson, J. Flieh, F. Naven, P. Garcia, and T. Nachiondo. A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 108-119, Feb. 2005.
10. P. Garcia, J. Flieh, J. Duato, I. Johnson, F. Quiles, and F. Naven. Dynamic evolution of congestion trees: Analysis and impact on switch architecture. Proceedings of the 2005 International Conference on High Performance Embedded Architectures and Compilers, Nov. 2005.
11. K. Johguchi, Z. Zhu, K. Aoyama, Y. Mukuda, H. J. Mattausch, T. Koide, and T. Hironaka. Unified data/instruction cache with distributed crossbar, hidden precharge pipeline and dynamic cmos logic. Fourth Hiroshima International Workshop on Nanoelectronics for Tera-Bit Information Processing, 2005.
12. M. Karol and M. Hluchyj. Queuing in highperformance packet-switching. IEEE J. Select. Areas. Commun, 6:1587-1597, Dec. 1998.
13. M. J. Karol and et al. Input versus output queueing on a space-division packet switch. IEEE Transactions on Communications, COM-35(12):1347-1356, 1987.
14. J. Kim, W. J. Dally, B. Towles, and A. K. Gupta. Microarchitecture of a high-radix router. 32nd Annual International Symposium on Computer Architecture. (ISCA '05), pages 420-431, 2005.
15. G. Kornaros, C. Kozyrakis, P. Vatsolaki, and M. Katevenis. Pipelined multi-queue management in a vlsi atm switch chip with credit-based flow-control. 17th Conference on Advanced Research in VLSI (ARVLSI '97), 1997.
16. H. J. Mattausch. Hierarchical n-port memory architecture based on 1-port memory cells. Solid-State Circuits Conference, 1997. ESSCIRC '97. Proceedings of the 23rd European, pages 348-351, 1997.
17. N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitz. The tiny tera: A packet switch core. IEEE Micro, 17:27-33, Jan./Feb. 1997.
18. R. Rojas-Cessa, E. Oki, and H. Chao. Cixob-k: Combined input-crosspoint-output buffered packet switch. Proceedings of the IEEE Global Tetecomunications Conference, 2001.
19. S. L. Scott and G. Thorson. The Cray T3E network: Adaptive routing in a high performance 3D torus. Proceedings of Hot Interconnects Symposium IV, August 1996.
20. E. S. Shin, V. J. M. III, and G. F. Riley. Round-robin arbiter design and generation. Proceedings of the 15th International Symposium on System Synthesis, 2002.
21. Y. Tamir and G. L. Frazier. High-performance multi-queue buffers for vlsi communications switches. SIGARCH Comput. Archit. News, 16(2):343-354, 1988.
22. I. B. M. Team. An overview of Bluegene/L supercomputer. In A CM Supercomputing Conference, Nov. 2002.
23. Z. Zhu, K. Johguchi, H. Mattausch, T. Koide, T. Hirakawa, and T. Hironaka. A novel hierarchical multi-port cache. Solid-State Circuits Conference, 2003. ESSCIRC '03. Proceedings of the 29th European, pages 405-408, 2003.