Response spectra analysis for undamped structural systems subjected to half-sine impact acceleration pulses

Microelectronics Reliability

Volumn 47, Issue 8, 2007, Pages 1239-1245

  Tsai, Tsung Yueh ^a,b   Yeh, Chang Lin ^a   Lai, Yi Shao ^a   Chen, Rong Sheng ^b  

^a ADVANCED SEMICONDUCTOR ENGINEERING INC   (Taiwan)

^b NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; MODAL ANALYSIS; PRINTED CIRCUIT BOARDS; TRANSIENT ANALYSIS; WAVEFORM ANALYSIS;

HALF-SINE IMPACT ACCELERATION PULSES; MODAL SUPERPOSITION; UNDAMPED STRUCTURAL SYSTEMS;

FREQUENCY RESPONSE;

EID: 34547486891     PISSN: 00262714     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.microrel.2006.07.096     Document Type: Article

References (22)

1. JEDEC Solid State Technology Association. JESD22-B110: Subassembly Mechanical Shock, 2001.
2. JEDEC Solid State Technology Association. JESD22-B111: Board Level Drop Test Method of Component for Handheld Electronics Products, 2003.
3. Lai Y.-S., Yang P.-F., and Yeh C.-L. Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition. Microelectron Reliab 46 2-4 (2006) 645-650
4. Wong EH, Lim KM, Lee N, Seah S, Hoe C, Wang J. Drop impact test-mechanics and physics of failure. In: Proceedings of the 4th electronics packaging technology conference, Singapore, 2002. p. 327-33.
5. Xu L, Wang J, Reinikainen T, Han ZX, Wang BP. Numerical studies of the mechanical response of solder joint to drop/impact load. In: Proceedings of the 5th electronics packaging technology conference, Singapore, 2003. p. 228-32.
6. Luan J-E, Tee TY, Pek E, Lim CT, Zhong Z. Modal analysis and dynamic responses of board level drop test. In: Proceedings of the 5th electronics packaging technology conference, Singapore, 2003. p. 233-43.
7. Geng P, Beltman WM, Chen PH, Daskalakis G, Shia D, Williams MH. Modal analysis for BGA shock test board and fixture design. In: Proceedings of the 5th electronics packaging technology conference, Singapore, 2003. p. 252-5.
8. Wang YQ, Low KH, Che FX, Pang JHL, Yeo SP. Modeling and simulation of printed circuit board drop test. In: Proceedings of the 5th electronics packaging technology conference, Singapore, 2003. p. 263-8.
9. Tee T.Y., Ng H.S., Lim C.T., Pek E., and Zhong Z. Impact life prediction modeling of TFBGA packages under board level drop test. Microelectron Reliab 44 7 (2004) 1131-1142
10. Tee TY, Luan J-E, Pek E, Lim CT, Zhong Z. Advanced experimental and simulation techniques for analysis of dynamic responses during drop impact. In: Proceedings of the 54th electronic components and technology conference, Las Vegas, NV, 2004. p. 1088-94.
11. Luan J-E, Tee TY. Novel board level drop test simulation using implicit transient analysis with input-G method. In: Proceedings of the 6th electronics packaging technology conference, Singapore, 2004. p. 671-7.
12. Wang YY, Wang F, Chai TC. Finite element modeling of CSP package subjected to board level drop test. In: Proceedings of the 6th electronics packaging technology conference, Singapore, 2004. p. 684-8.
13. Yeh C-L, Lai Y-S. Transient analysis of board-level drop response of lead-free chip-scale packages with experimental verifications. In: Proceedings of the 6th electronics packaging technology conference, Singapore, 2004. p. 695-700.
14. Zhu L., and Marcinkiewicz W. Drop impact reliability analysis of CSP packages at board and product levels through modeling approaches. IEEE Trans Compon Pack Technol 28 3 (2005) 449-456
15. Yeh C.-L., and Lai Y.-S. Support excitation scheme for transient analysis of JEDEC board-level drop test. Microelectron Reliab 46 2-4 (2006) 626-636
16. Yeh C.-L., Lai Y.-S., and Kao C.-L. Evaluation of board-level reliability of electronic packages under consecutive drops. Microelectron Reliab 46 7 (2006) 1172-1182
17. Suhir E. Dynamic response of a one-degree-of-freedom linear system to a shock load during drop tests: effect of viscous damping. IEEE Trans Compon Pack Manuf Technol, Part A 19 3 (1996) 435-440
18. Suhir E. Could shock tests adequately mimic drop test conditions?. J Electron Pack ASME 124 3 (2002) 170-177
19. Wong E.H., Mai Y.-W., and Seah S.K.W. Board level drop impact-fundamental and parametric analysis. J Electron Pack ASME 127 4 (2005) 496-502
20. Wong E.H., and Mai Y.-W. New insights into board level drop impact. Microelectron Reliab 46 5-6 (2006) 930-938
21. Tan LB, Seah SKW, Wong EH, Zhang X, Tan VBC, Lim CT. Board level solder joint failures by static and dynamic loads. In: Proceedings of the 5th electronics packaging technology conference, Singapore, 2003. p. 244-51.
22. Clough R.W., and Penzien J. Dynamics of structures. 2nd ed. (1993), McGraw-Hill, New York