Phase measurement and adjustment of digital signals using random sampling technique

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 3886-3889

  Bhatti, Rashed Zafar ^a   Denneau, Monty ^b   Draper, Jeff ^c  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MAXIMUM DELAY RESOLUTION UNIT; RANDOM INSTANTS; RANDOM SAMPLING UNIT (RSU); TIMING SKEW;

DIGITAL SIGNAL PROCESSING; ELECTRIC NETWORK ANALYSIS; ERROR ANALYSIS; RANDOM PROCESSES; STATISTICAL METHODS; UNCERTAINTY ANALYSIS;

PHASE MEASUREMENT;

EID: 34547342663     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. M. Spiegel, J. Schiller and R. Srinivasan, "Theory and Problems of Probability and Statistics"; 2nd Edition, McGraw Hill.
2. W.J. Dally and J.W. Poulton, "Digital Systems Engineering", Cambridge University Press, 1998.
3. R. Bhatti, M. Denneau and J. Draper, "Duty cycle measurement and correction using a random sampling technique", 48th IEEE International Midwest Symposium on Circuits and Systems 2005.
4. S. Maggioni, A. Veggetti, A. Bogliolo and L. Croce "Random sampling for on-chip characterization of standard-cell propagation delay", Fourth International Symposium on Quality Electronic Design 2003.
5. S. Soliman, F. Yuan and K. Raaheihifar, "An overview of design techniques for CMOS phase detectors", IEEE International Symposium on Circuits and Systems 2002.
6. P. Chen; C. Chung and C. Lee, "An All-Digital PLL with cascaded dynamic phase average loop for wide multiplication range applications", IEEE International Symposium on Circuits and Systems 2005.
7. C. Chung and C. Lee; "An all-digital phase-locked loop for high-speed clock generation", IEEE Journal of Solid-State Cirouits, Volume 38, Issue 2, Feb. 2003 Page(s):347 - 351.
8. T. Johnson, A. Fard and, D. Aberg, "An improved low voltage, phase-frequency detector with extended frequency capability", 47th Midwest Symposium on Cirouits and Systems 2004.
9. J. Rabaey, A. Chandrakasan, and B. Nikolic "Digital Integrated Circuits". Englewood Cliffs, NJ; Prentice- Hall, 1996.
10. A. J. Johansson, H. Floberg, "Random number generation by chaotic double scroll oscillator on chip; IEEE International, Symposium on Circuits and Systems, 1999.
11. F. Han, X. Yu, Y. Wang, Y. Feng and G. Chen, "n-scroll chaotic oscillators by second-order systems and double-hysteresis blocks", Elect Ltrs, Volume: 39 Issue: 23, 13 Nov. 2003 Pages: 1636-8