Power grid physics and implications for CAD

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 199-204

  Pant, Sanjay ^a   Chiprout, Eli ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Decap; IR; Ldi dt; Locality; Power supply networks; Resonance

Indexed keywords

MICROPROCESSOR CHIPS; OPTIMIZATION; RESONANCE;

DECAP; POWER SUPPLY NETWORKS;

COMPUTER AIDED DESIGN;

EID: 34547323629     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146964     Document Type: Conference Paper

References (10)

1. Dharchoudhury A, Panda R, Blaauw D, Vaidyanathan R, Tutuianu B and Bearden D, "Design and Analysis of Power Distribution Networks in PowerPC® microprocessors", in Proc. IEEE/ACM DAC, 19985, pp. 738-743.
2. Chen H, Ling D, "Power Supply Noise Analysis Methodology for Deep-submicron VLSI Chip Design," in Proc. IEEE/ACM DAC, 1997, pp. 638-643.
3. Mezhiba A.V and Friedman E.G, "Impedance Characteristics of Power Distribution Grids in Nanoscale Integrated Circuits," IEEE Trans. On VLSI Systems, Vol. 12, No. 11, pp. 1148-1155, November 2004.
4. Ruehli A.E, "Equivalent circuit models for three dimensional multi-conductor systems", IEEE Trans. Microwave Theory Tech., vol. MTT-22, pp. 216-221, Mar. 1974.
5. Lin T, Beaftie M. W, Pileggi L.T, "On the efficacy of simplified 2D on-chip inductance models", IEEE/ACM Design Automation Conference, 2002, pp. 757-762.
6. Waizman A and Chee-Yee Chung, "Resonant free power network design using extended adaptive voltage positioning (EAVP) methodology", IEEE Transactions on Advanced Packaging, Vol. 24, Issue 3, Aug. 2001, pp. 236-244.
7. Kozaya J.N, Nassif S.R, Najm F.N, "A multigrid-like technique for power grid analysis", IEEE Trans. on CAD, Vol. 21, Issue 10, Oct. 2002, pp. 1148-1160.
8. Chiprout E, "Fast flip-chip power grid analysis via locality and grid shells", IEEE/ACM ICCAD, 2004, pp. 485-488.
9. Qian H, Nassif S.R, Sapatnekar S.S, "Power Grid Analysis using Random Walks", IEEE Trans. on CAD, Volume 24, Issue 8, Aug. 2005, pp. 1204-1224.
10. Xu M, He L, "An Efficient Model for Frequency-based On-chip Inductance", GLSVLSI, March 2001.