Low power LVDS driver used in ADC systems

ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

Volumn , Issue , 2006, Pages 1664-1666

  Tang, Qin ^a   Yin, Qin ^a   Wu, Jian Hui ^a  

^a School of Electronic Science and Engineering   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC POWER UTILIZATION; POWER CONTROL; RESISTORS;

DESIGN CONCEPTS; HIGH-SPEED PIPELINED; LVDS DRIVER; PRIOR ARTS;

ANALOG TO DIGITAL CONVERSION;

EID: 34547307497     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSICT.2006.306366     Document Type: Conference Paper

References (10)

1. Masato Yoshioka, et al. "A 10b 125MS/s 40mW Pipelined ADC in 0.18μm CMOS" ISSCC 2005, Session 15, Paper 15.4, pp.282-283, Feb. 2005.
2. Martin Clara, et al. "A 1.8V Fully Embedded 10b 160MS/S Two-Step ADC in 0.18μm CMOS" Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002 12-15 May 2002 Page(s):437 - 440
3. "IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 1596.3 SCI-LVDS Standard, IEEE Std 1596.3-1996, 1996.
4. A.Boni, A.Pierazzi, D.Vecchi. "LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS" [J], IEEE J.Solid-state Circuits, vol.36, pp. 706-711.April 2001.
5. Gunjan Mandal, et al. "LOW Power LVDS Transmitter With Low Common Mode Variation For 1 Gb/s-per Pin Operation," in IEEE proc. ISCAS, vlo.1, pp. I1120-I1123, May 2004
6. Jaeseo Lee, et al. "Design and Implementation of CMOS LVDS 2.5Gb/s Transmitter and 1.3Gb/s Receiver for Optical Interconnections," in IEEE Proc. ISCAS, vol 6,pp.702-705,May2001.
7. Shahriar Jamasb, et al., "A 622 MHz stand-alone LVDS driver pad in 0.18-μm CMOS" Circuits and Systems, 2001. MWSCAS 2001, vol.2, pp.610-613.
8. Mingdeng Chen, et al., "Low-Voltage Low-Power LVDS Drivers," IEEE J. Solid-State Circuits, vol.40, N0.2, February 2005.
9. Hwang-Cherng Chow,et al. "Low Power LVDS Circuit for Serial Data Communications" Processing of International Symposium, Dec. 13-16, 2005 Hong Kong.
10. "Transmission line model generator (LMG),"in IC 4.4.3 product documentation. San Jose, CA: Cadence Design Systems, Inc., 1999