Characterization, modeling, and optimization of FinFET MOS varactors

2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF07

Volumn , Issue , 2007, Pages 28-31

  Dehan, M ^a   Parvais, B ^a   Subramanian, V ^b   Gustin, C ^a   Loo, J ^a   Mercha, A ^a   Decoutere, S ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

FinFET; MMICs; MOS varactors; SOI

Indexed keywords

ELECTRIC CONDUCTANCE; ELECTRIC RESISTANCE; MOS DEVICES; NATURAL FREQUENCIES;

FINFET; MICROWAVE FREQUENCY; MOS VARACTORS; SOI;

VARACTORS;

EID: 34547291141     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SMIC.2007.322761     Document Type: Conference Paper

References (7)

1. Subramanian V. et al., "Device and circuit-level analog performance trade-offs: a comparative study of planar bulk FETs versus FinFETs," Proc. of IEDM 2005, pp. 919-922, Dec 2005.
2. Lederer, D., Parvais, B., Mercha, A., Collaert, N., Jurczak, M., Raskin, J.-P., Decoutere, S., "Dependence of FinFET RF performance on fin width," Proc. of SiRF 2006, pp. 8-11, Jan. 2006.
3. Koolen M, Geelen J, and Versleijen M., "An improved de-embedding technique for on-wafer high frequency characterization," IEEE Bipolar Circuits and Technology Meeting, pp. 188-191, 1991
4. Jeamsaksiri W. Mercha A., Ramos, J., Decoutere S. and Cubaynes F., "RFCV Test Structure Design for a Selected Frequency Range" IEICE Trans Electron.; E88-C: 817-823,. 2005
5. Colinge J-P., Silicon-On-Isolator Technology: Material for VLSI, Kluwer Ac. Pub., 1991
6. Fong N., Plouchart, J.-O., et al.," A low-voltage multi-GHz VCO with 58% tuning range in SOI CMOS," Proc. of IEEE CICC 2002, pp. 423-426, 2002
7. Chang L., Ieong M., Yang M.," CMOS circuit performance enhancement by surface orientation optimization," IEEE Trans. on Electron Devices, vol. 51, pp. 1621-1627, Oct. 2004