Buffer insertion in large circuits with constructive solution search techniques

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 296-301

  Waghmode, Mandar ^a   Li, Zhuo ^a   Shi, Weiping ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

Buffer insertion; Cost optimization; Interconnect synthesis; Physical design

Indexed keywords

COMBINATORIAL CIRCUITS; ITERATIVE METHODS;

BUFFER INSERTION; COST OPTIMIZATION; INTERCONNECT SYNTHESIS; PHYSICAL DESIGN;

ALGORITHMS;

EID: 34547289013     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146988     Document Type: Conference Paper

References (12)

1. C. Sze, C. Alpert, J. Hu and W. Shi, "Path-based buffer insertion," Proc. 2005 DAC, 509-514.
2. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree network for minimal Elmore delay," Proc. 1990 ISCAS, 865-868.
3. P. Saxena, N. Menezes, P. Cocchini, and D. A. Kirkpatrick, "Repeater scaling and its impact on CAD," IEEE Trans. on CAD, 23(4):451-463,April 2004.
4. J. Lillis, C. K. Cheng and T.-T. Y. Lin, Optimal wire sizing and buffer insertion for low power and a generalized delay model," IEEE Trans. Solid-State Circuits, 31(3), 437-447, 1996.
5. I-Min Liu, A. Aziz, D.F. Wong and H. Zhou, "An efficient buffer insertion algorithm for large networks based on Lagrangian relaxation," ICCD 1999, 210-215.
6. I.-M. Liu, A. Aziz, and D. F. Wong, "Meeting delay constraints in DSM by minimal repeater insertion," Proc. of DATE, 436-441, 2000.
7. R. Chen and H. Zhou, "Efficient Algorithms for Buffer Insertion in General Circuits Based on Network Flow," ICCAD 2005, 509-514.
8. C. J. Alpert and A. Devgan. "Wire segmenting for improved buffer insertion," Proc. 1997 DAC, 588-593.
9. W. Shi, Z. Li and C.J. Alpert, "Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost," Proc. 2004 ASPDAC, 609-614.
10. Y. Zhang, Q. Zhou, X. Hong and Y. Cai, "Path-based timing optimization by buffer insertion with accurate delay model", Proc. 5th International Conference on ASIC, Vol. 1:89-92, Oct. 2003.
11. Y. Jiang, S. Sapatnekar, C. Bamji and J. Kim, "Interleaving buffer insertion and transistor sizing into a single optimization", IEEE Transactions on VLSI Systems, 6(4):625-633, Dec. 1998.
12. K.S.Lowe and P.G. Gulak, "A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logic", IEEE Trans. on CAD, 17(5):419-434,May 1998.