Effective capacitance of RLC loads for estimating short-circuit power

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 2065-2068

  Chen, Guoqing ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EFFECTIVE CAPACITANCE; K-FACTOR BASED MODELS; SINGLE SWITCHING INPUT;

CAPACITANCE; ELECTRIC CONDUCTIVITY; ELECTRIC INDUCTORS; SHORT CIRCUIT CURRENTS; SWITCHING;

ELECTRIC LOADS;

EID: 34547278752     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. H. J. M. Veendrick, "Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 4, pp. 468-473, August 1984.
2. K. Nose and T. Sakurai, "Analysis and Future Trend of Short-Circuit Power," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 9, pp. 1023-1030, September 2000.
3. J. L. Rosselló and J. Segura, "Charge-Based Analytical Model for the Evaluation of Power Consumption in Submicron CMOS Buffers," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 4, pp. 433-448, April 2002.
4. A. Chatzigeorgiou, S. Nikolaidis, and I. Tsoukalas, "Modeling CMOS Gates Driving RC Interconnect Loads," IEEE Transactions on Circuits and System II: Analog and Digital Signal Processing, Vol. 48, No. 4, pp. 413-418, April 2001.
5. F. Dartu, N. Menezes, and L. T. Pileggi, "Performance Computation for Precharacterized CMOS Gates with RC Loads," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 5, pp. 544-553, May 1996.
6. M. A. El-Moursy and E. G. Friedman, "Shielding Effect of On-Chip Interconnect Inductance," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 3, pp. 396-400, March 2005.
7. P. R. OB́rien and T. L. Savarino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation," Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pp. 512-515, April 1989.
8. X. Yang et al., "Hurwitz Stable Reduced Order Modeling for RLC Interconnect Trees," Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pp. 222-228, November 2000.
9. G. Chen and E. G. Friedman, "An RLC Interconnect Model Based on Fourier Analysis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 2, pp. 170-183, February 2005.
10. J. Qian, S. Pullela, and L. Pillage, "Modeling the Effective Capacitance for the RC Interconnect of CMOS Gates," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 12, pp. 1526-1535, December 1994.
11. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 7, No. 4, pp. 442-449, December 1999.
12. Q. Wang and S. B. K. Vrudhula, "A New Short Circuit Power Model for Complex CMOS Gates," Proceedings of the IEEE Alessanfro Volta Memorial Workshop on Low-Power Design, pp. 98-106, March 1999.