Hurwitz stable reduced order modeling for RLC interconnect trees

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 222-228

  Yang, Xiaodong ^a   Cheng, Chung Kuan ^a   Ku, Walter H ^a   Carraghe, Robert J ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FORESTRY; ASYMPTOTIC STABILITY; COMPUTATIONAL METHODS; DISTRIBUTED PARAMETER NETWORKS; LUMPED PARAMETER NETWORKS; MATHEMATICAL MODELS; POLYNOMIALS; TRANSFER FUNCTIONS;

HURWITZ POLYNOMIALS; INDUCTIVE EFFECTS; MOMENT COMPUTATIONS; REDUCED ORDER MODELING TECHNIQUE; REDUCED ORDER MODELS; RLC INTERCONNECTS; THREE-POLE; DRIVING POINT ADMITTANCE; HURWITZ THREE POLE MODEL; INDUCTIVE EFFECT;

COMPUTER AIDED DESIGN; INTERCONNECTION NETWORKS;

EID: 0034480899     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896478     Document Type: Conference Paper

References (18)

1. L. T. Pillage, R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Trans, on CAD, Apr.l990, vol 9, p.p. 352-66.
2. C. L. Ratzlaff, L. T. Pillage, "RICE: Rapid Interconnect Circuit Evaluation Using AWE", IEEE Trans, on CAD, Jun. 1994, vol 13, p.p. 763-6.
3. D. F. Anastasakis, N. Gopal, S.Y. Kim, L. T. Pillage, "On the stability of moment-matching approximations in asymptotic waveform evaluation", Proc. ACM/IEEE DAC, June, 1993. pp.367-72.
4. M. Sriram and S. M kahng, "Fast Approximation of the Transient Response of Lossy Transmission Line Trees", Proc. 30th ACM/IEEE DAC., June 1993, pp. 691-6.
5. D. S. Gao, D. Zhou, "Propagation delay in RLC interconnection Networks", Proc. IEEE ISCAS, May 1993. p.2125-8.
6. S. Muddu and A. B Khang, "An Analytical Delay Model for RLC Interconnects", IEEE Trans, on Computer-Aided Design of Integrated Circuits and System, Vol.16, No, 12, Dec. 1997.
7. M. Sriram, S.M.kahng, "Performance Driven MCM Routing Using a Second Order RLC Tree Delay ModeF', 1993 Proceedings. Fifth Annual IEEE International Conference on Wafer Scale Integration, pp.262-7.
8. Y. I. Ismail, E. G. Friedman and Jose L. Neves "Equivalent Elmore Delay for RLC Trees", ACM/IEEE Proc. DAC, June 1999, pp. 715-721.
9. F. J. Liu, C. K. Cheng, "Extend Moment Computation to 2- Port Circuit Representations". ACM/IEEE, Proc. 35th DAC, June. 1998.
10. A. Odabasioglu, M. Celik, L. T. Pileggi, "PRIMA: passive reduced-order interconnect macromodeling algorithm", IEEE Trans, on CAD. vol.17, Aug. 1998. p.645-54.
11. C. J. Alpert, A. Devgan and S. T. Quay, "Buffer Insertion with Accurate Gate and Interconnect Delay Computation", ACM/IEEE, Proc. DAC, June 1999, pp. 479-84.
12. S. Barnett, Polynomials and Linear Control Systems. Marcel Dekker, Inc. 1983.
13. P. R. O'Brien and T. L. Savarino, "Modeling the Driving- Point Characteristic of Resistive Interconnect for Accurate Delay Estimation", Proc. IEEE ICCAD, 1989, pp. 512-5.
14. B. N. Sheehan, "TICER: Realizable reduction of extracted RC circuits". 1999 IEEE/ACM International Conference on Computer-Aided Design, pp.200-3.
15. A. Devgan, P. R O'Brien, "Realizable reduction for RC interconnect circuits". 1999 IEEE/ACM International Conference on Computer-Aided Design, pp.204-7.
16. Xiaodong Yang, "Technical report on RLC tree Delay calculation", UCSD.
17. J. Qian; S. Pullela; L. Pillage. "Modeling the Effective capacitance for the RC interconnect of CMOS gates". IEEE Trans, on CAD, vol.13, (no.12), Dec. 1994. pp.1526-35.
18. Personnel Communication with Frank Liu in Synopsys.