Ultra-low voltage nano-scale embedded RAMs

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 25-28

  Itoh, K ^a   Horiguchi, M ^b   Kawahara, T ^a  

^a HITACHI LTD   (Japan)

^b RENESAS TECHNOLOGY CORP   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; ERROR COMPENSATION; INTERFACES (COMPUTER); LEAKAGE CURRENTS; POWER CONTROL; POWER SUPPLY CIRCUITS;

LEAKAGE REDUCTION; PERIPHERAL CIRCUITS; SIGNAL VOLTAGE; ULTRA-LOW VOLTAGE;

RANDOM ACCESS STORAGE;

EID: 34547258065     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. K. Itoh, VLSI Memory Chip Design, Springer-Verlag, 2001.
2. Y. Nakagome, IBM J. R & D,47, no.5/6, pp. 525-552, 2003.
3. K. Itoh, CICC Dig., pp. 339-344, 2004.
4. K. Itoh, ICICDT Dig., pp. 235-242, 2005.
5. K. Hardee, ISSCC Dig., pp. 494-495, 2004.
6. M. Iida, ISSCC Dig., pp. 460-461, 2005.
7. M. Shirahama, ISSCC Dig., pp. 462-463, 2005.
8. S. Naffziger, ISSCC Dig., pp. 182-183, 2005.
9. P. Carter, IEEE J. SSC, 22, No.3, pp. 430-436, 1987.
10. S-M Jung, IEDM Dig., pp. 289-292, 2003.
11. R. Tsuchiya, IEDM Dig., pp. 631-634, 2004.
12. J. Wuu, ISSCC Dig., pp. 488-489, 2005.
13. K. Itoh, Symp. VLSI Circuits Dig., pp. 132-133, 1996.
14. K. Itoh, PATMOS Dig., pp. 3-15, 2004.
15. K. Osada, ISSCC Dig., pp. 302-303, 2003.
16. K. Zang, ISSCC Dig., pp. 474-475, 2005.
17. M. Yamaoka, ISSCC Dig., pp. 480-481, 2005.
18. H. An, Symp. VLSI Circuits Dig., pp. 282-283, 2004.
19. M. Yamaoka, ISSCC Dig., pp. 494-495, 2004.
20. M. Yamaoka, Symp. VLSI Circuits Dig., pp. 288-291, 2004.
21. M. Yamaoka, Int'l SOI Conf. Dig., pp. 109-111, 2004.
22. ITRS 2003 EXECUTIVE SUMMARY Table 6a, p. 57.
23. M. Horiguchi et al., IEEE J. SSC, 23, p. 27, Feb. 1988.
24. H. L. Kalter et al., IEEE J. SSC, 25, p. 1118, Oct. 1990.
25. K. Chen et al., Trans. on Electron Devices, pp. 1951-1957, 1997.