Exact combinatorial optimization methods for physical design of regular logic bricks

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 344-349

  Taylor, Brian ^a   Pileggi, Larry ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Boolean satisfiability; Combinatorial optimization; DFM; Exact methods; Manufacturability; Regularity

Indexed keywords

BOOLEAN SATISFIABILITY; EXACT METHODS; MANUFACTURABILITY; REGULARITY; RESTRICTIVE DESIGN RULES (RDR);

BOOLEAN FUNCTIONS; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; LSI CIRCUITS; OPTIMIZATION;

COMBINATORIAL CIRCUITS;

EID: 34547251762     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375184     Document Type: Conference Paper

References (15)

1. R. Bar-Yehuda, J. A. Feldman, R. Y. Pinter, and S. Wimer. Depth-First Search and Dynamic Programming Algorithms for Efficient CMOS Cell Generation. IEEE Transactions on Computer-Aided Design, 8(7):737-743, 1989.
2. S. A. Cook. The Complexity of Theorem Proving Procedures. Annual A CM Symposium on Theory of Computing, pages 151-158, 1971.
3. S. Devadas. Optimal Layout Via Boolean Satisfiability. ICCAD-89, pages 294-297, 1989.
4. N. Eén and N. Sörensen. An Extensible SAT-solver. In Proceedings of the Sixth International Conference on Theory and Applications of Satisfiability Testing (SAT 2003), pages 502-518, 2003.
5. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman and Company, 1979.
6. W. N. N. Hung, X. Song, T. Kam, L. Cheng, and G. Yang. Routability Checking for Three-Dimensional Architectures. IEEE Transactions on VLSI Systems, pages 1371-1374, 2004.
7. C-Y. Hwang, Y.-C. Hsieh, Y.-L. Lin, and Y.-C. Hsu. An Optimal Transistor Chaining Algorithm for CMOS Cell Layout. ICCAD-89, pages 344-347, 1989.
8. T. Iizuka, M. Ikeda, and K. Asada. High-Speed Layout Synthesis for Minimum-Width CMOS Logic Cells via Boolean Satisfiability. Proceedings of the Asia and South Pacific Design Automation Conference, pages 149-154, 2004.
9. T. Jhaveri, L. Pileggi, V. Rovner, and A. Strojwas. Maximization of Layout Printability/Manufacturability by Extreme Layout Regularity. In Proceedings of SPIE, Vol. 6156, 2006.
10. V. Kheterpal, V. V. Rovner, T. G. Hersan, D. Motiani, Y. Takegawa, A. J. Strojwas, and L. Pileggi. Design Methodology for IC Manufacturability Based on Regular Logic Bricks. In Proceedings of the 42nd Conference on Design Automation, pages 353-358, 2005.
11. M. Lavin, F.-L. Heng, and G. Northrop. Backend CAD Flows for "Restrictive Design Rules". Proceedings of the 2004 IEEE/A CM International Conference on Computer-Aided Design, pages 739-746, 2004.
12. Y. Ran and M. Marek-Sadowska. The Magic of a Via-Configurable Regular Fabric. International Conference on Computer Design, pages 338-343, 2004.
13. B. Taylor. Automated Layout of Regular Fabric Bricks. Master's thesis, Carnegie Mellon University, 2005.
14. T. Uehara and W. VanCleemput. Optimal Layout of CMOS Functional Arrays. IEEE Transactions on Computers, C30:305-314, 1981.
15. B. Wong, A. Mittal, Y. Cao, and C. Starr. Nano-CMOS Circuit and Physical Design. John Wiley and Sons, 2005.