Memory modeling in ESL-RTL equivalence checking

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 205-209

  Koelbl, Alfred ^a   Burch, Jerry R ^a   Pixley, Carl ^a  

^a SYNOPSYS INC   (United States)

Author keywords

Equivalence checking; ESL; Memory; Verification

Indexed keywords

EQUIVALENCE CHECKING; ESL; SYSTEM-LEVEL SPECIFICATION;

COMPUTATIONAL COMPLEXITY; COMPUTER PROGRAMMING LANGUAGES; DATA STRUCTURES; SYSTEM PROGRAM DOCUMENTATION; VERIFICATION;

DATA STORAGE EQUIPMENT;

EID: 34547248504     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375153     Document Type: Conference Paper

References (9)

1. A. R. Bradley, Z. Manna, and H. B. Sipma. What's decidable about arrays? In VMCAI, pages 427-442, 2006.
2. R. E. Bryant and M. N. Velev. Verification of pipelined microprocessors by comparing memory execution sequences in symbolic simulation. In ASIAN '97: Proceedings of the Third Asian Computing Science Conference on Advances in Computing Science, pages 18-31. Springer-Verlag, 1997.
3. J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessor control. In CAV, pages 68-80, 1994.
4. M. K. Ganai, A. Gupta, and P. Ashar. Verification of embedded memory systems using efficient memory modeling. In DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, pages 1096-1101. IEEE Computer Society, 2005.
5. P. Manolios, S. K. Srinivasan, and D. Vroon. Automatic memory reductions for rtl model verification. In ICCAD 2006: ACM-IEEE International Conference on Computer Aided Design, 2006.
6. J. McCarthy. Towards a mathematical science of computation. In IFIP Congress, pages 21-28, 1962.
7. G. Nelson and D. C. Oppen. Simplification by cooperating decision procedures. ACM Trans. Program. Lang. Syst., 1(2):245-257, 1979.
8. A. Stump, C. W. Barrett, D. L. Dill, and J. R. Levitt. A decision procedure for an extensional theory of arrays. In Logic in Computer Science, pages 29-37, 2001.
9. M. N. Velev, R. E. Bryant, and A. Jain. Efficient. modeling of memory arrays in symbolic simulation. In CAV '97: Proceedings of the 9th International Conference on Computer Aided Verification, pages 388-399. Springer-Verlag, 1997.