A 16-bit low-power microcontroller with monolithic MEMS-LC clocking

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 624-627

  Marsman, Eric D ^a   Senger, Robert M ^a   McCorquodale, Michael S ^b   Guthaus, Matthew R ^a   Ravindran, Rajiv A ^a   Dasika, Ganesh S ^a   Mahlke, Scott A ^a   Brown, Richard B ^c  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Mobius Microsystems Inc   (United States)

^c UNIVERSITY OF UTAH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BULK CMOS; DELAY COSTS; DIGITAL CORE; INTEGRATED SYSTEMS; INTERCHIP COMMUNICATIONS; LOW POWER; LOW-POWER MICROCONTROLLERS; MAXIMUM POWER; MONOLITHIC MEMS; ON CHIPS; POWER SUPPLY; REMOTE APPLICATIONS; SINGLE-CHIP;

ELECTRIC POWER UTILIZATION; MEMS; MICROELECTROMECHANICAL DEVICES;

JITTER;

EID: 34547243541     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464665     Document Type: Conference Paper

References (12)

1. M. McCorquodale, et al., "Microsystem and SoC design with UMIPS," IFIP International Conference on VLSI SOC, Dec. 2003.
2. Center for Wireless Integrated Microsystems (WIMS), An NSF Engineering Research Center. http://www.wimserc.org/, 2004.
3. R. Senger, et al., "A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference," DAC, pp. 520-525, Jun. 2003.
4. R. Ravindran, et al., "Increasing the number of effective registers in a low power processor using a windowed register file," CASES, Oct. 2003.
5. S. Martin, et al., "A low-power microinstrument for chemical analysis of remote environments," 11th NASA Symp. on VLSI Design, Coeur d' Alene, ID, pp. 1-4, May 2003.
6. N. Bellas, I. Hajj, C. Polychronopoulos, and G. Stamoulis, "Energy and performance improvements in microprocessor design using a loop cache," Intl. Conf. on Computer Design, pp. 378-383, 1999.
7. M. McCorquodale, Monolithic and Top-Down Clock Synthesis with Micromachined RF Reference, Ph.D. Dissertation, U. of Michigan, 2004.
8. M. McCorquodale, et al., "A top-down microsystems design methodology and associated challenges," 2003 DATE Designers Forum, pp. 292-296, Mar. 2003.
9. M. Guthaus, et al., "MiBench: A free, commercially representative embedded benchmark suite," In IEEE 4th Annual Workshop on Workload Characterization, Dec. 2001.
10. C. Lee, M. Potkonjak and H. Mangione-Smith, "MediaBench: A tool for evaluating and synthesizing multimedia and communications systems," Micro-30, Nov. 1997.
11. R. Ravindran, et al., "Compiler managed dynamic instruction placement in a low-power code cache," Conference on Code-Generation and Optimization, Mar. 2005.
12. K. Nowka, et al., "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," J. Solid State Circuits, vol. 37, pp. 1441-1447, Nov. 2002.