-
1
-
-
0024933416
-
SMART (Strategic memory allocation for real-time) cache design
-
December
-
D. Kirk, "SMART (Strategic Memory Allocation for Real-Time) Cache Design", Proc. IEEE 10th Real-Time System Symposium, pp.229-237, December 1989.
-
(1989)
Proc. IEEE 10th Real-time System Symposium
, pp. 229-237
-
-
Kirk, D.1
-
2
-
-
84944063479
-
Dynamic cache partitioning for simultaneous multithreading systems
-
August, September
-
G. Suh, L. Rudolph and S. Devadas, "Dynamic Cache Partitioning for Simultaneous Multithreading Systems," Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems, August, pp.116-127, September 2001.
-
(2001)
Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems
, pp. 116-127
-
-
Suh, G.1
Rudolph, L.2
Devadas, S.3
-
7
-
-
0024915921
-
The rate monotonic scheduling algorithm: Exact characterization and average case behavior
-
J. Lehoczky, L. Sha and Y. Ding, "The Rate Monotonic Scheduling Algorithm:Exact Characterization and Average Case Behavior," Proc. IEEE 10th Real-Time System Symposium, pp. 166-171, 1989.
-
(1989)
Proc. IEEE 10th Real-time System Symposium
, pp. 166-171
-
-
Lehoczky, J.1
Sha, L.2
Ding, Y.3
-
8
-
-
84974687699
-
Scheduling algorithms for multiprogramming in a hard real-time environment
-
January
-
C. Liu and J. Layland, "Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment," Journal of ACM, Vol. 20, No. 1, pp. 26-61, January 1973.
-
(1973)
Journal of ACM
, vol.20
, Issue.1
, pp. 26-61
-
-
Liu, C.1
Layland, J.2
-
9
-
-
0028396945
-
An extendible approach for analyzing fixed priority hard real-time tasks
-
March
-
K. Tindell, A. Burns, A. Wellings, "An Extendible Approach for Analyzing Fixed Priority Hard Real-Time Tasks," Real-Time Systems Vol.6, No.2, pp. 133-151, March 1994.
-
(1994)
Real-time Systems
, vol.6
, Issue.2
, pp. 133-151
-
-
Tindell, K.1
Burns, A.2
Wellings, A.3
-
10
-
-
0029720109
-
Adding instruction cache effect to schedulability analysis of preemptive real-time systems
-
June
-
J. Busquets-Mataix, J. Serrano, R. Ors, P. Gil and A. Wellings, "Adding instruction cache effect to schedulability analysis of preemptive real-time systems," Real-Time Technology and Applications Symposium, pp. 204-212, June 1996.
-
(1996)
Real-time Technology and Applications Symposium
, pp. 204-212
-
-
Busquets-Mataix, J.1
Serrano, J.2
Ors, R.3
Gil, P.4
Wellings, A.5
-
11
-
-
0000940792
-
Analysis of cache-related preemption delay in fixed-priority preemptive scheduling
-
C. Lee, J. Hahn, Y. Seo, S. Min, R. Ha, S. Hong, C. Park, M. Lee and C. Kim. "Analysis of Cache-related Preemption Delay in Fixed-priority Preemptive Scheduling," IEEE Transactions on Computers, Vol. 47, No. 6, pp. 700-713, 1998.
-
(1998)
IEEE Transactions on Computers
, vol.47
, Issue.6
, pp. 700-713
-
-
Lee, C.1
Hahn, J.2
Seo, Y.3
Min, S.4
Ha, R.5
Hong, S.6
Park, C.7
Lee, M.8
Kim, C.9
-
12
-
-
0003881354
-
Atalanta: A new multiprocessor RTOS kernel for system-on-a-chip applications
-
Georgia Institute of Technology, April
-
D. Sun, D. Blough and V. Mooney, "Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications," Technical Report GIT-CC-02-19, Georgia Institute of Technology, April 2002.
-
(2002)
Technical Report
, vol.GIT-CC-02-19
-
-
Sun, D.1
Blough, D.2
Mooney, V.3
|