Charge recycling in MTCMOS circuits: Concept and analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 97-102

  Pakbaznia, Ehsan ^a   Fallah, Farzan ^b   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

Charge recycling; Low power design; MTCMOS

Indexed keywords

ELECTRIC CHARGE; ENERGY EFFICIENCY; ENERGY UTILIZATION; RECYCLING;

CHARGE RECYCLING; LOW POWER DESIGN; MODE TRANSITION; MTCMOS; POWER GATING;

CMOS INTEGRATED CIRCUITS;

EID: 34547201177     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146940     Document Type: Conference Paper

References (8)

1. J. Kao, S. Narendra, and A. Chandrakasan, "Subthreshold leakage modeling and reduction techniques," Proc. ICCAD, pp. 141-148, Nov. 2002.
2. J. Kao, A. Chandrakasan, and D. Antoniadis, "Transistor Sizing Issues and Tool for Multi Threshold CMOS Technology," Proc. DAC, pp. 409-414, 1997.
3. J. Kao, S. Narenda, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," Proc. DAC, pp. 495-500, 1998.
4. M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," Proc. DAC, pp. 480485, 2002.
5. S. Kim, S.V. Kosonocky, D. R. Knebel, and K. Stawiasz, "Experimental measurement of a novel power gating structure with intermediate power saving mode," Proc. ISLPED, pp. 20-25, 2004.
6. A. Abdollahi, F. Fallah, and M. Pedram, "An effective power mode transition technique in MTCMOS," Proc. DAC, pp. 37-42, 2005.
7. S. Kim, S.V. Kosonocky, Stephen, and D.R. Knebel, "Understanding and minimizing ground bounce during mode transition of power gating structures", Proc. ISLPED, pp. 22-25, 2003.
8. P. Heydari, and M. Pedram, "Ground bounce in digital VLSI circuits," IEEE Trans. on VLSI systems, pp. 180-193, Apr. 2003.