A new gate delay model for simultaneous switching and its applications

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 289-294

  Chen, Liang Ch ^a   Gupta, Sandeep K ^a   Breuer, Melvin A ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELAY CIRCUITS; MATHEMATICAL MODELS; TABLE LOOKUP; TIMING CIRCUITS;

STATIC TIMING ANALYSIS;

SWITCHING;

EID: 0034848148     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2001.156153     Document Type: Article

References (20)

1. Timing verification and timing analysis program
2. Piecewise approximate circuit simulation
3. ILLIADS: A fast timing and reliability simulator for digital MOS circuits
4. An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation
5. Three-pattern tests for delay faults
6. Test generation for crosstalk-induced delay in integrated circuits
7. Incremental timing refinement on a min-max delay model
8. A new framework for static timing analysis, incremental timing analysis, and timing simulation
9. Signal delay in RC networks
10. Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices
11. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas
12. A table-driven delay-operator approach to timing simulation of MOS VLSI circuits
13. An accurate and efficient gate level delay calculator for MOS circuits
14. A tabular macromodeling approach to fast timing simulation including parasitics
15. Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time
16. Inverter models of CMOS gates for supply current and delay evaluation
17. A modeling technique for CMOS gates