Three-dimensional fully symmetric inductors, transformer, and balun in CMOS technology

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 7, 2007, Pages 1413-1423

  Chen, Wei Zen ^a   Chen, Wen Hui ^b,c   Hsu, Kuo Ching ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b NATIONAL CENTRAL UNIVERSITY   (Taiwan)

^c INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

3 dimensional inductor; Balun; Coupling coefficient; Self resonant frequency; Transformer

Indexed keywords

CAPACITANCE; ELECTRIC INDUCTORS; ELECTRIC TRANSFORMERS; INDUCTANCE; NATURAL FREQUENCIES; THREE DIMENSIONAL;

BALUN; COUPLING COEFFICIENT; SELF-RESONANT FREQUENCY;

CMOS INTEGRATED CIRCUITS;

EID: 34547137892     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.899628     Document Type: Article

References (24)

1. D. J. Cassan and J. R. Long, "A 1.V 0.9.dB NF low noise amplifier for 5-6-GHz WLAN in 0.18-μm CMOS," in Proc. IEEE Custom Integr. Circuits Conf., 2002, pp. 419-422.
2. C. Hermann, M. Tiebout, and H. Klar, "A 0.6-V 1.6-mW transformer-based 2.5-GHz downconversion mixer with +5.4-dB gain and -2.8-dBm IIP3 in 0.13-um CMOS," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 488-495, Feb. 2005.
3. P. Andreani, A. Bonfanti, L. Romano, and C. Samori, "Analysis and design of a 1.8-GHz CMOS LC quadrature VCO," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1737-1747, Dec. 2002.
4. W.-Z. Chen, Y.-L. Cheng, and D.-S. Lin, "A 1.8 V, 10 Gbps fully integrated CMOS optical receiver analog front end," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC'04), 2004, pp. 263-266.
5. A. Zolfaghari, A. Chan, and B. Razavi, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 620-628, Apr. 2001.
6. C.-C. Tang, C.-H.Wu, and S.-I. Liu, "Miniature 3-D inductors in standard CMOS process," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 471-480, Apr. 2002.
7. M. Danesh and J. R. Long, "Differentially driven symmetric microstrip inductors," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 332-341, Jan. 2002.
8. J. R. Long, "Monolithic transformers for silicon RF IC design," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sep. 2000.
9. C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," IEEE J. Solid-State Circuits vol. 33, no. 5, pp. 743-752, May 1998.
10. M. Danesh, J. R. Long, R. A. Hadaway, and D. L. Harame, "AQ-factor enhancement technique for MMIC inductors," in Proc. IEEE RFIC Symp. 1998, pp. 217-220.
11. T. Liang, J. Gillis, D. Wang, and P. Cooper, "Design and modeling of compact on-chip transformer/Balun using multi-level metal winding for RF integrated circuit," in Proc. IEEE RFIC Symp., 2001, pp. 117-120.
12. J. N. Burghartz, M. Soyuer, and K. A. Jenkins, "Microwave inductors and capacitors in standard multilevel interconnect silicon technology," Proc. IEEE Trans. Microw. Theory Tech, vol. 44, no. 1, pp. 100-104, Jan. 1996.
13. J. M. Lopez-Villegas, J. Cabanillas, J. A. Osorio, and J. Samitier, "Improvement of the quality factor of RF integrated inductors by layout optimization," IEEE Trans. Microw. Theory Tech, vol. 48, no. 1, pp. 76-83, Jan. 2000.
14. A. Niknejad and R. G. Meyer, "Analysis, design, and optimization of spiral inductors and transformers for Si RF ICs," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1470-1481, Oct. 1998.
15. J. R. Long and M. A. Copeland, "The modeling, characterization, and design of monolithic inductors for silicon RF ICs," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 357-369, Mar. 1997.
16. S. S. Mohan, M. M. Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expressions for planar spiral inductances," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1419-1424, Oct. 1999.
17. S. Jenei, B. K. J. C. Nauwelaers, and S. Decoutere, "Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 77-80, Jan. 2002.
18. C. P. Yue, C. Ryu, J. Lau, T. H. Lee, and S. S.Wong, "A physical model for planar spiral inductor on silicon," in Dig. Tech. Papers IEEE IEDM, 1996, pp. 155-158.
19. K. Y. Tong and C. Tsui, "A physical analytical model of multilayer on-chip inductors," IEEE Trans. Microw. Theory Tech, vol. 53, no. 4, pp. 1143-1148, Apr. 2005.
20. W. B. Kuhn and N. M. Ibrahim, "Analysis of current crowding effects in multiturn spiral inductors," IEEE Trans. Microw. Theory Tech, vol. 49, no. 1, pp. 31-38, Jan. 2001.
21. W.-Z. Chen and W.-H. Chen, "Symmetric 3-D passive components for RF ICs application," in Dig. Tech. Paper IEEE RFIC Symp. s, Jun. 2003, pp. 599-602.
22. C.-H. Wu, C.-C. Tang, and S.-I. Liu, "Analysis of on-chip spiral inductors using the distributed capacitance model," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1040-1044, Jun. 2003.
23. TSMC 0.18-μ mixed-signal salicide (1P6M, 1.8 V/3.3 V) SPICE models Taiwan Semiconductor Manufacturing Co, Hsin-Chu, Taiwan, R.O.C., 2004.
24. W.-Z. Chen and K.-C. Hsu, "Miniaturized 3-dimensional transformer design," in Proc. 2005 IEEE Custom Integr. Circuits Conf., pp. 285-288.