Self-timed scheduling analysis for real-time applications

Eurasip Journal on Advances in Signal Processing

Volumn 2007, Issue , 2007, Pages

  Moreira, Orlando M ^a   Bekooij, Marco J G ^a  

^a NXP SEMICONDUCTORS   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; GRAPH THEORY; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS; SEMANTICS; VIDEO STREAMING;

BURSTY SOURCES; MULTIPROCESSOR SYSTEM-ON-CHIP (MPSOC); SELF-TIMED SCHEDULES (STS); STREAMING APPLICATIONS;

SCHEDULING;

EID: 34347347007     PISSN: 16876172     EISSN: 16876180     Source Type: Journal    
DOI: 10.1155/2007/83710     Document Type: Article

References (22)

1. G. C. Buttazzo Hard Real-Time Computing Systems. Kluwer Academic Publishers Boston, Mass, USA 1997
2. A. J. M. Moonen R. van den Berg M. J. G. Bekooij H. Bhullar J. van Meerbergen A multi-core architecture for in-car digital entertainment. Proceedings of Global Signal Processing Conference & Expos for the Industry Santa Clara, Calif, USA 2005
3. K. Goossens J. Dielissen A. Rdulescu thereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers 22 2005 5 414 421
4. A. Hansson hansson@natlab.research.philips.com K. Goossens kees.goossens@philips.com A. Rdulescu andrei.radulescu@philips.com A unified approach to constrained mapping and routing on network-on-chip architectures. Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '05) Jersey City, NJ, USA 2005 75 80
5. O. M. Moreira J. D. Mol jef.van.meerbergen@philips.com M. J. G. Bekooij J. van Meerbergen j.j.d.mol@ewi.tudelft.nl Multiprocessor resource allocation for hard-real-time streaming with a dynamic job-mix. Proceedings of IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS '05) 2005 Francisco, Calif, USA 332 341
6. O. M. Moreira M. J. G. Bekooij J. D. Mol Online resource mangement in a multiprocessor with a network-on-chip. Proceedings of the 22nd Annual ACM Symposium on Applied Computing (SAC '07) Seoul, Korea 2007
7. E. A. Lee D. G. Messerschmitt Synchronous data flow. Proceedings of the IEEE 75 1987 9 1235 1245
8. S. Sriram S. S. Bhattacharyya Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker New York, NY, USA 2000
9. N. Bambha V. Kianzad M. Khandelia S. S. Bhattacharyya Intermediate representations for design automation of multiprocessor DSP systems. Design Automation for Embedded Systems 7 4 2002 307 323
10. S. Goddard K. Jeffay Managing latency and buffer requirements in processing graph chains. The Computer Journal 44 6 2001 486 503
11. M. Jersak K. Richter R. Ernst Performance analysis of complex embedded systems. International Journal of Embedded Systems 1 2005 1-2 33 49
12. R. Reiter Scheduling parallel computations. Journal of the ACM 15 1968 4 590 599
13. E. A. Lee D. G. Messerschmitt Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers 36 1 1987 24 35
14. A. Dasdan Ali.Dasdan@synopsys.com Experimental analysis of the fastest optimum cycle ratio and mean algorithms. ACM Transactions on Design Automation of Electronic Systems 9 4 2004 385 418
15. P. Poplavko p.poplavko@tue.nf T. Basten a.a.basten@tue.nf M. J. G. Bekooij J. van Meerbergen jef.van.meerbergen@philips.com B. Mesman bart.mesman@philips.com Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. Proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '03) 2003 San Jose, Calif, USA 63 72
16. F. Baccelli G. Cohen G. Olsder J.-P. Quadrat Synchronization and Linearity. John Wiley & Sons New York, NY, USA 1992
17. R. Govindarajan G. R. Gao A novel framework for multi-rate scheduling in DSP applications. Proceedings of International Conference on Application-Specific Array Processors Venice, Italy 1993 77 88
18. A. H. Ghamarian M. C. W. Geilen S. Stuijk Throughput analysis of synchronous data flow graphs. Proceedings of the 6th International Conference on Application of Concurrency to System Design (ACSD '06) Turku, Finland 2006 25 36
19. T. H. Corman C. E. Leiserson R. L. Rivest C. Stein Introduction to Algorithms. McGraw-Hill New York, NY, USA 2001
20. A. J. M. Moonen M. J. G. Bekooij J. van Meerbergen Timing analysis model for network based multiprocessor systems. Proceedings of the 15th Annual Workshop of Circuits, System and Signal Processing (ProRISC '04) Veldhoven, The Netherlands 2004 91 99
21. M. J. G. Bekooij R. Hoes O. M. Moreira Dataflow analysis for real-time embedded multiprocessor system design. Dynamic and Robust Streaming in and between Connected Consumer Electronic Devices 3 Springer New York, NY, USA 2005 81 108
22. R. Govindarajan G. R. Gao P. Desai Minimizing memory requirements in rate-optimal schedules. Proceedings of International Conference on Application Specific Array Processors 1994 San Francisco, Calif, USA 75 86