Wideband VCO with simultaneous switching of frequency band, active core, and varactor size

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 7, 2007, Pages 1472-1480

  Hauspie, Dries ^b,c   Park, Eun Chul ^d   Craninckx, Jan ^a,b  

^a IEEE   (Belgium)

^b IMEC   (Belgium)

^c Melexis   (Belgium)

^d Samsung Advanced Institute of Technology (SAIT)   (South Korea)

Author keywords

Phase noise; Tuning range; Voltage controlled oscillator

Indexed keywords

ACTIVE CORE; ANALOG VARACTOR; TUNING RANGE;

ELECTRIC POWER UTILIZATION; ELECTRIC RESISTANCE; FREQUENCY BANDS; LASER TUNING; PHASE NOISE; TRANSISTORS; VARACTORS;

VARIABLE FREQUENCY OSCILLATORS;

EID: 34347208327     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.899105     Document Type: Conference Paper

References (20)

1. J. Craninckx et al., "A fully reconfigurable software-defined radio transceiver in 0.13-μm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 346-347.
2. E. Gotz et al., "A quad-band low power single chip direct conversion CMOS transceiver with ∑△-modulation loop for GSM," in Proc. European Solid-State. Circuits Conf. (ESSCIRC), 2003, pp. 217-220.
3. M. Simon et al., "A CMOS quad-band-∑△-transceiver for GSMEDGE with dual mode transmitter architecture for low noise and high linearity," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, 2004, pp. 431-434.
4. Z. Xu et al., "A compact dual-band direct-conversion CMOS transceiver for 802.11a/b/g WLAN." in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 98-99.
5. J. Craninckx et al., "A harmonic quadrature LO generator using a 90° delay-locked loop," in Proc. European Solid-State Circuits Conf. (ES-SCIRC), 2004, pp. 127-130.
6. J. Van Driessche, J. Craninckx, and B. Côme, "Analysis and key specifications of a novel frequency synthesizer architecture for multi-standard transceivers," in Proc. IEEE Radio and Wireless Symp., 2006, pp. 481-484.
7. Z. Li and K. K. O, "A low-phase-noise and low-power multiband CMOS voltage-controlled oscillator," IEEE J. Solid-State. Circuits, vol. 40, no. 6, pp. 1296-1302, Jun. 2005.
8. M. Tiebout, "A CMOS fully integrated 1 GHz and 2 GHz dual band VCO with voltage controlled inductor," in Proc. European Solid-State Circuits Conf. (ESSCIRC), 2002, pp. 799-802.
9. A. Kral, F. Behbahani, and A. Abidi, "RF-CMOS oscillators with switched tuning," in IEEE Custom Integrated Circuits Conference, May 1998, pp. 555-558.
10. K. Manetakis, D. Jessie, and C. Narathong, "A CMOS VCO with 48% tuning range for modern broadband systems," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2004, pp. 265-268.
11. J. Maget, M. Tiebout, and R. Kraus, "MOS varactors with N- and P-type gates and their influence on an LC-VCO in digital CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1139-1147, Jul. 2003.
12. P. Andreani, X. Wang, L. Vandi, and A. Fard, "A study of phase noise in Colpitts and LC-tank CMOS oscillators," IEEEJ. Solid-State Circuits, vol. 40, no. 5, pp. 1107-1118, May 2007.
13. 2 phase noise performance of CMOS differential-pair LC-tank oscillators," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2703-2712, Dec. 2007.
14. E. Hegazi, H. Sjöland, and A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
15. P. Andreani and S. Mattisson, "On the use of MOS varactors in RF VCOs," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 905-910, Jun. 2000.
16. J. Craninckx and M. Steyaert, "A 1.8-GHz low-phase noise CMOS VCO using optimized hollow inductors," IEEE J. Solid-State Circuits, vol. 32, no. 4, pp. 736-744, May 1997.
17. J. Craninckx and M. Steyaert, Wireless CMOS Frequency Synthesizer Design. Dordrecht, The Netherlands: Kluwer Academic, 1998.
18. C. Vaucher et al., "A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039-1045, Jul. 2000.
19. B. De Muer and M. Steyaert, "A CMOS monolithic AS-controlled fractional-N frequency synthesizer for DCS-1800," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 938-844, Jul. 2002.
20. D. Ham and A. Hajimiri, "Concepts and methods in optimization of integrated LC VCOs," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 896-909, Jun. 2001.