Platform-based design from parallel C specifications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 12, 2005, Pages 1811-1826

  Augé, Ivan ^b   Pétrot, Frédéric ^a,c,e   Donnet, François ^d   Gomez, Pascal ^b  

^a IEEE

^b UNIVERSITÉ PIERRE ET MARIE CURIE   (France)

^c TIMA LABORATORY   (France)

^d M2000 Company   (France)

^e GRENOBLE INSTITUTE OF TECHNOLOGY   (France)

Author keywords

Cycle accurate simulation; High level synthesis; Platform based design; System modeling

Indexed keywords

COMPUTER NETWORKS; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; INTERFACES (COMPUTER); PRODUCT DESIGN; USER INTERFACES;

CYCLE-ACCURATE SIMULATION; HIGH-LEVEL SYNTHESIS; PLATFORM-BASED DESIGN; SYSTEM MODELING;

SEMICONDUCTOR DEVICE MODELS;

EID: 29144515638     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.852431     Document Type: Conference Paper

References (41)

1. P. Quinton and V. van Dongen, "The mapping of linear recurrence equations on regular arrays," J. VLSI Signal Process., vol. 1, no. 2. pp. 95-113, Oct. 1989.
2. [21 J. Xue and C. Lengauer, "The synthesis of control signals for one dimensional systolic arrays," Integr., VLSI J., vol. 14, no. 1, pp. 1-32, 1992.
3. P.-Y. Calland and T. Risset, "Precise tiling for uniform loop nests," in Proc. Int. Conf. Application Specific Array Processors, Strasbourg, France, 1995, pp. 330-337.
4. C. Zissulescu, T. Stefanov, B. Kienhuis, and E. Deprettere, "Laura: Leiden architecture research and exploration tool," in Proc. 13th Int. Conf. Field Programmable Logic and Applications, Lisbon, Portugal, Sep. 2003, pp. 911-920.
5. S. Derrien, A. C. Guillou, P. Quinton, T. Risset, and C. Wagner, "Automatic synthesis of efficient interfaces for compiled regular architectures," in Proc. Int. Samos Workshop Systems, Architectures, Modeling and Simulation, Samos, Greece, Jul. 2002, pp. 127-150.
6. P. Coussy, "Synthese d'interface de communication pour les composants virtuels," Ph.D. dissertation, Electronic and Real-Time System department (LESTER), Univ. de Bretagne Sud. Lorient, France, Dec. 2003, (in French).
7. G. Goossens, J. V. Praet, D. Lanneer, W. Geurts, and F. Thoen, Programmable Chips in Consumer Electronics and Telecommunications. Architectures and Design Technology. Boston, MA: Kluwer, 1996, pp. 135-164.
8. S. Aditya, B. R. Rau, and V. Kathail, "Automatic architectural synthesis of VLIW and EPIC processors," in Proc. Int. Symp. System Synthesis, San Jose, CA, 1999, pp. 107-113.
9. P. Faraboschi, G. Brown, J. A. Fisher, G. Desoli, and F. Homewood, "Lx: A technology platform for customizable VLIW embedded processing," in Proc. 27th Int. Symp. Computer Architecture. New York: ACM Press, 2000, pp. 203-213.
10. P. H. Chou, R. B. Ortega, and G. Borriello, "The chinook hardware/software co-synthesis system," in Proc. Int. Symp. System Synthesis, Cannes, France, Sep. 1995, pp. 22-27.
11. S. Vercauteren, B. Lin, and H. D. Man, "Constructing application specific heterogeneous embedded architectures from custom HW/SW applications," in Proc. Design Automation Conf., Las Vegas, NV, Jun. 1996, pp.521-526.
12. R. K. Gupta and G. D. Michelli, "Hardware-software cosynthesis for digital systems," IEEE Des. Test. Comput., vol. 10, no. 3, pp. 29-41, Sep. 1993.
13. E. de Kock, G. Essink, W. Smits, P. van der Wolf, J.-Y. Brunel, W. Kruijtzer, P. Lieverse, and K. Vissers, "Yapi: Application modeling for signal processing systems," in Proc. 37th Design Automation Conf., Los Angeles, CA, Jun. 2000, pp. 402-405.
14. G. Kahn, "The semantics of a simple language for parallel programming," in Proc. Information Processing '74, Stockolm, Sweden, Aug. 1974, pp. 471-475.
15. S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli, "Design of embedded systems: Formal models, validation, and synthesis," Proc. IEEE, vol. 85, no. 3, pp. 366-390, Mar. 1997.
16. C. A. R. Hoare, Communicating Sequential Processes. London. U.K.: Prentice-Hall, 1985.
17. F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangovnanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara, Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Norwell, MA: Kluwer, 1997.
18. M. Santarini, "Cadence adds system-level design tool to eda fow," EETimes, Jan. 2000. [Online]. Available: http://www.cadence.com/ technology/hwsw/ciertovcc/articles/
19. J.-Y. Brunei, W. M. Kruijtzer, H. J. H. N. Kenter, F. Petrol, L. Pasquier, E. A. de Kock, and W. J. M. Smits, "Cosy communication IP's," in Proc. 37th Design Automation Conf., Los Angeles. CA, Jun. 2000, pp. 406-409.
20. F. Balarin, H. Hsieh, L. Lavagno, C. Passerone, A. Sangiovanni- Vincentelli, and Y. Watanabe, "Metropolis: An integrated environment for electronic system design," IEEE Computer, vol. 36, no. 4, pp. 45-52, Apr. 2003.
21. E. A. Lee and T. M. Parks, "Dataflow process networks," Proc. IEEE, vol. 83, no. 5, pp. 773-801, May 1995.
22. T. M. Parks, "Bounded scheduling of process networks," Ph.D. dissertation. Elect. Research Lab., Elect. Eng. Comput. Sci. Dept., Univ. California, Berkeley, 1995.
23. T. Niedermein et al. Draft Standard OMI 324: Pi-Bus. Tech. Rep., Open Microprocessor Initiative, Dec. 1996. Rev. 0.3d.
24. F. Pétrot, D. Hommais, and A. Greiner, "Cycle precise core based hardware/software system simulation with predictable event propagation," in Proc. 23rd Euromicro Conf., Budapest. Hungary, Sep. 1997, pp.182-187.
25. I. Auge, R. K. Bawa, P. Guerrier, A. Greiner, L. Jacomme. and F. Pétrot, "User guided high level synthesis," in VLSI: Integrated Systems on Silicon. IFIP Int. Conf. Very Large Scale Integration, R. Reis and L. Claensen, Eds. Gramado, Brazil: Chapman & Hall, Aug. 1997, pp. 464-475.
26. JPEG committee, JPEG is standardized in ISO/IEC IS 10918-1/2. [Online]. Available: http://www.jpeg.org/
27. M. Bakhmutsky, "High-performance variable length decoder with two word bit-stream segmentation," in Proc. Digital Compression Technologies and Systems for Video Communications, vol. 2952. Berlin, Germany: SPIE, Oct. 1996, pp. 634-640.
28. C. Loeffler, A. Ligtenberg, and G. Moschytz, "Practical fast 1-D DCT algorithms with 11 multiplications," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, Glasgow, U.K., 1989, pp. 988-991.
29. F. Pétrot, P. Gomez, and D. Hommais, "Lightweight implementation of the POSIX threads API for an on-chip MIPS multiprocessor with VCI interconnect," in Embedded Software for SoC, A. A. Jerraya, S. Yoo, D. Verkest, and N. Wehn, Eds. Boston, MA: Kluwer, Nov. 2003, pp. 25-38.
30. On-Chip Bus Development Working Group, "Virtual component interface standard version 2," VSI Alliance, Tech. Rep., Apr. 2001, OCB 2 2.x. [Online], Available: www.vsia.org
31. G. Kane and J. Heinrich, MIPS RISC Architecture. Upper Saddle River, NJ: Prentice-Hall, 1992.
32. K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy, "Memory consistency and event ordering in scalable sharedmemory multiprocessors," in Proc. 17th Int. Symp. Computer Architecture ACM, Seattle, WA, May 1990, pp. 15-26.
33. D. Hommais, F. Pétrot, and I. Auge, "A practical toolbox for system level communication synthesis," in Proc. 9th Int. Symp. Hardware/Software Co-Design, Copenhagen, Denmark, Apr. 2001, pp. 48-53.
34. G. Jennings, "A case against event driven simulation for digital system design," in Proc. 24th Annu. Simulation Symp., New Orleans, LA, Apr. 1991, pp. 170-175.
35. F. Pétrot, D. Hommais, and A. Greiner, "A simulation environment for core based embedded systems," in Proc. 30th Int. Simulation Symp., Atlanta, GA, Apr. 1997, pp. 86-91.
36. D. Hommais and F. Pétrot, "Efficient combinational loops handling for cycle precise simulation of system on a chip," in Proc. 24th Euromicro Conf., Vesteras, Sweden, Aug. 1998, pp. 51-54.
37. J. Zhu and D. D. Gajski, "Soft scheduling in high level synthesis," in Proc. 37th Design Automation Conf., New Orleans, LA, Jun. 1999, pp.154-157.
38. F. Donnet, "Synthese de haut niveau controlée par l'utilisateur," Ph.D. dissertation, Univ. Pierre et Marie Curie, Paris, France, Jan. 2004, (in French).
39. I. Augé, F. Donnet, and F. Pétrot, "Retiming finite state machines to control hardened data-paths," in Proc. 16th Symp. Integrated Circuits and Systems Design, São Paulo, Brazil, Sep. 2003, pp. 41-47.
40. C. T. Gray, W. Liu, and R. K. Cavin, III, "Timing constraints for wave pipelined systems," IEEE Trans. Comput.-aided Des. Integr. Circuits Syst., vol. 13, no. 8, pp. 987-1004, Aug. 1994.
41. C. Jego, E. Casseau, and E. Martin, "Architectural synthesis of digital signal processing applications dedicated to submicron technologies," in Proc. IEEE Int. Conf. Electronics Circuits and Systems (ICECS), Malta, Sep.2001, pp. 533-536.