|
Volumn , Issue , 2006, Pages 80-85
|
Design, process development and prototyping of 3D packaging with multi-stacked flip chips and peripheral through silicon via interconnection
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BRAZING;
CHIP SCALE PACKAGES;
CMOS INTEGRATED CIRCUITS;
CONCEPTUAL DESIGN;
COPPER;
COPPER PLATING;
DYNAMIC POSITIONING;
ELECTRONIC EQUIPMENT MANUFACTURE;
ELECTROPLATING;
LEAD;
MICROELECTRONICS;
MICROPROCESSOR CHIPS;
NONMETALS;
OPTICAL DESIGN;
PERCOLATION (SOLID STATE);
PROCESS DESIGN;
PROCESS ENGINEERING;
SILICON;
SILICON WAFERS;
SOLDERING;
TECHNOLOGY;
THREE DIMENSIONAL;
WELDING;
3-D PACKAGING;
DIE STACKING;
ELECTRONICS MANUFACTURING;
FLIP CHIPPING;
INTERNATIONAL CONFERENCES;
LEAD-FREE SOLDERING;
PROCESS DEVELOPMENTS;
PROTOTYPE DESIGNS;
PROTOTYPING;
SOLDER BALLS;
SYSTEM-IN-PACKAGE;
THREE-DIMENSIONAL PACKAGING;
THROUGH SILICON VIA;
THROUGH-SILICON VIAS;
WAFER THINNING;
WAFER-LEVEL FABRICATION;
ELECTRONICS PACKAGING;
|
EID: 34250816560
PISSN: 10898190
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/IEMT.2006.4456436 Document Type: Conference Paper |
Times cited : (3)
|
References (8)
|