메뉴 건너뛰기




Volumn , Issue , 2006, Pages 80-85

Design, process development and prototyping of 3D packaging with multi-stacked flip chips and peripheral through silicon via interconnection

Author keywords

[No Author keywords available]

Indexed keywords

BRAZING; CHIP SCALE PACKAGES; CMOS INTEGRATED CIRCUITS; CONCEPTUAL DESIGN; COPPER; COPPER PLATING; DYNAMIC POSITIONING; ELECTRONIC EQUIPMENT MANUFACTURE; ELECTROPLATING; LEAD; MICROELECTRONICS; MICROPROCESSOR CHIPS; NONMETALS; OPTICAL DESIGN; PERCOLATION (SOLID STATE); PROCESS DESIGN; PROCESS ENGINEERING; SILICON; SILICON WAFERS; SOLDERING; TECHNOLOGY; THREE DIMENSIONAL; WELDING;

EID: 34250816560     PISSN: 10898190     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEMT.2006.4456436     Document Type: Conference Paper
Times cited : (3)

References (8)
  • 3
    • 50249088674 scopus 로고    scopus 로고
    • th Symposium on Mechanics of SMT & Photonic Structures, ASME International Mechanical Engineering Congress & Exposition, Anaheim, California, U.S.A., November 13-20, 2004. (IMECE2004/62322 on CD-ROM)
    • th Symposium on Mechanics of SMT & Photonic Structures, ASME International Mechanical Engineering Congress & Exposition, Anaheim, California, U.S.A., November 13-20, 2004. (IMECE2004/62322 on CD-ROM)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.