메뉴 건너뛰기




Volumn 2, Issue , 2005, Pages 384-389

Multi-stack flip chip 3D packaging with copper plated through-silicon vertical interconnection

Author keywords

[No Author keywords available]

Indexed keywords

COPPER; ELECTRIC POWER SYSTEM INTERCONNECTION; ELECTROPLATING; FLIP CHIP DEVICES; REACTIVE ION ETCHING; SOFTWARE PROTOTYPING;

EID: 33847330778     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (37)

References (9)
  • 1
    • 24644433947 scopus 로고    scopus 로고
    • 3D Stacked Flip Chip Packaging with Through Silicon Vias and Copper Plating or Conductive Adhesive Filling
    • Florida, May 31- June 3
    • S.W. Ricky Lee, Ronald Hon, Shawn X. D. Zhang, C. K. Wong, "3D Stacked Flip Chip Packaging with Through Silicon Vias and Copper Plating or Conductive Adhesive Filling," Proc. 55th Electronic Components & Technology Conference, Florida, May 31- June 3, 2005, pp. 795-801.
    • (2005) Proc. 55th Electronic Components & Technology Conference , pp. 795-801
    • Ricky Lee, S.W.1    Hon, R.2    Shawn, X.3    Zhang, D.4    Wong, C.K.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.