|
Volumn 2, Issue , 2005, Pages 384-389
|
Multi-stack flip chip 3D packaging with copper plated through-silicon vertical interconnection
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COPPER;
ELECTRIC POWER SYSTEM INTERCONNECTION;
ELECTROPLATING;
FLIP CHIP DEVICES;
REACTIVE ION ETCHING;
SOFTWARE PROTOTYPING;
DEEP REACTIVE ION ETCHING (DRIE);
MULTI-STACK FLIP CHIP 3D PACKAGING;
WAFER THINNING;
ELECTRONICS PACKAGING;
|
EID: 33847330778
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (37)
|
References (9)
|