Majority and minority network synthesis with application to QCA-, SET-, and TPL-based nanotechnologies

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 7, 2007, Pages 1233-1245

  Zhang, Rui ^b   Gupta, Pallav ^a,c   Jha, Niraj K ^a,c  

^a IEEE   (United States)

^b MENTOR GRAPHICS CORPORATION   (United States)

^c Princeton University   (United States)

Author keywords

Design automation; Logic synthesis; Majority networks; Quantum cellular automata (QCA); Single electron tunneling (SET)

Indexed keywords

DESIGN AUTOMATION; LOGIC SYNTHESIS; QUANTUM CELLULAR AUTOMATA (QCA); SINGLE ELECTRON TUNNELING (SET);

BENCHMARKING; BOOLEAN FUNCTIONS; COMPUTER AIDED DESIGN; ELECTRON TUNNELING; GATES (TRANSISTOR); OPTIMIZATION;

ELECTRIC NETWORK ANALYSIS;

EID: 34250745244     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.888267     Document Type: Article

References (31)

1. Semiconductor Industries Association Roadmap. [Online], Available: http://public.itrs.net
2. P. D. Tougaw and C. S. Lent, "Logical devices implemented using quantum cellular automata," J. Appl. Phys., vol. 75, no. 3, pp. 1818-1825, Feb. 1994.
3. M. T. Niemier, M. J. Kontz, and P. M. Kogge, "A design of and design tools for a novel quantum dot based microprocessor," in Proc. Des. Autom. Conf., Jun. 2000, pp. 227-232.
4. D. Berzon and T. J. Fountain, "A memory design in QCAs using the SQUARES formalism," in Proc. ACM Great Lakes Symp. VLSI, Mar. 1999, pp. 166-169.
5. N. Gergel, S. Craft, and J. Lach, "Modeling QCA for area minimization in logic synthesis," in Proc. ACM Great Lakes Symp. VLSI, Apr. 2003, pp. 60-63.
6. C. S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots," Proc. IEEE, vol. 85, no. 4, pp. 541-557, Apr. 1997.
7. M. T. Niemier and P. M. Kogge, "Exploring and exploiting wire-level pipelining in emerging technologies," in Proc. Int. Symp. Comput. Architecture, Jul. 2001, pp. 166-177.
8. F. Ciontu, C. Cucu, and B. Courtois, "Application-specific architecture for quantum cellular automata," in Proc. IEEE Int. Conf. Nanotechnol., Aug. 2002, pp. 351-354.
9. M. T. Niemier and P. M. Kogge, "Logic in wire: Using quantum dots to implement a microprocessor," in Proc. ACM Great Lakes Symp. VLSI, Mar. 1999, pp. 118-121.
10. S. C. Henderson, E. W. Johnson, J. R. Janulis, and P. D. Tougaw, "Incorporating standard CMOS design process methodologies into the QCA logic design process," IEEE Trans. Nanotechnol., vol. 3, no. 1, pp. 2-9, Mar. 2004.
11. H. A. Fahmy and R. A. Kiehl, "Complete logic family using tunnelingphase-logic devices," in Proc. Int. Conf. Microelectron., Nov. 1999, pp. 22-24.
12. T. Oya, T. Asai, T. Fukui, and Y. Amemiya, "A majority-logic device using an irreversible single-electron box," IEEE Trans. Nanotechnol., vol. 2, no. 1, pp. 15-22, Mar. 2003.
13. T. Oya, T. Asai, T. Fukui, and Y. Amemiya, "A majority-logic nanodevice using a balanced pair of single-electron boxes," J. Nanosci. Nanotech., vol. 2, no. 3/4, pp. 333-342, Jun.-Aug. 2002.
14. MALS. [Online]. Available: http://www.princeton.edu/-cad/projects. html
15. Z. Yu, R. W. Dutton, and R. A. Kiehl, "Circuit/device modeling at the quantum level," IEEE Trans. Electron Devices, vol. 47, no. 10, pp. 1819-1825, Oct. 2000.
16. G. D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms. Norwell, MA: Kluwer, 1998.
17. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
18. Z. Kohavi, Switching and Finite Automata Theory. New York: McGraw-Hill, 1978.
19. S. B. Akers, "Synthesis of combinational logic using three-input majority gates," in Proc. 3rd Annu. Symp. Switching Circuit Theory and Logical Des., Oct. 1962, pp. 149-157.
20. H. S. Miller and R. O. Winder, "Majority logic synthesis by geometric methods," IRE Trans. Electron. Comput., vol. EC-11, no. 1, pp. 89-90, Feb. 1962.
21. L. Dadda, Information Processing: Proceedings of the IFIP Congress. Amsterdam, The Netherlands: North Holland, 1963.
22. S. Muroga, Threshold Logic and its Applications. New York: Wiley, 1971.
23. R. Zhang, K. Walus, W. Wang, and G. A. Jullien, "A method of majority logic reduction for quantum cellular automata," IEEE Trans. Nanotechnol., vol. 3, no. 4, pp. 443-450, Dec. 2004.
24. K. Walus, G. Schulhof, G. A. Jullien, R. Zhang, and W. Wang, "Circuit design based on majority gates for applications with quantum-dot cellular automata," in Proc. IEEE Asilomar Conf. Signals, Syst., Comput., Nov. 2004, pp. 1354-1357.
25. E. M. Sentovich et al., "Sequential circuit design using synthesis and optimization," in Proc. Int. Conf. Comput. Des., Oct. 1992, pp. 328-333.
26. K. Hennessy and C. S. Lent, "Clocking of molecular quantum-dot cellular automata," J. Vac. Sci. Technol., vol. 19, no. 5, pp. 1752-1755, Sep. 2001.
27. R. Ravichandran, N. Ladiwala, J. Nguyen, S. K. Lim, and M. Niemier, "Automatic placement for quantum cell automata," in Proc. ACM Great Lakes Symp. VLSI, Apr. 2004, pp. 332-337.
28. K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, "QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata," IEEE Trans. Nanotechnol., vol. 3, no. 1, pp. 26-31, Mar. 2004.
29. N. Kuwamura, K. Taniguchi, and C. Hamakawa, "Simulation of single-electron logic circuits," IEICE Trans. Electron., vol. J77-C-II, no. 5, pp. 221-228, 1994.
30. MOSES. [Online], Available: http://oriols.physics.sunysb.edu/set/ software/
31. R. Lisanke, "Logic synthesis and optimization benchmarks," Microelectron. Center North Carolina, Research Triangle Park, NC, 1988. Tech. Rep.