|
Volumn , Issue , 2001, Pages 166-177
|
Exploring and exploiting wire-level pipelining in emerging technologies
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
COMBINATORIAL CIRCUITS;
COMPUTER ARCHITECTURE;
DATA FLOW ANALYSIS;
FINITE AUTOMATA;
FLIP FLOP CIRCUITS;
LOGIC CIRCUITS;
LOGIC DESIGN;
LOGIC GATES;
NANOTECHNOLOGY;
SEMICONDUCTOR QUANTUM DOTS;
QUANTUM CELLULAR AUTOMATA;
STATE MACHINES;
WIRE-LEVEL PIPELINING;
PIPELINE PROCESSING SYSTEMS;
|
EID: 0034839133
PISSN: 08847495
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/379240.379261 Document Type: Conference Paper |
Times cited : (52)
|
References (14)
|