Enhanced planar poly-Si TFT EEPROM cell for system on panel applications

Electrochemical and Solid-State Letters

Volumn 10, Issue 8, 2007, Pages

  Liu, Po Tsun ^a   Huang, C S ^a   Chen, C W ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b AU OPTRONICS CORPORATION   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POTENTIAL; GATES (TRANSISTOR); POLYSILICON; SEMICONDUCTOR STORAGE; THIN FILM TRANSISTORS;

GATE COUPLING EFFECT; GATE ELECTRODES; PROGRAMMING VOLTAGES; SYSTEM ON PANEL TECHNOLOGY;

PROM;

EID: 34250335713     PISSN: 10990062     EISSN: None     Source Type: Journal    
DOI: 10.1149/1.2739214     Document Type: Article

References (10)

1. Y. Oana, J. Soc. Inf. Disp., 9, 169 (2001).
2. S. H. Jung, W. J. Nam, J. H. Lee, and M. K. Han, IEEE Electron Device Lett., 27, 40 (2006).
3. H. Haga, Y. Nonaka, Y. Kitagishi, Y. Kamon, T. Matsuzaki, Y. Sato, H. Asada, T. Otose, and D. Sasaki, Society for Information Display International Symposium Digest of Technical Papers, 2005, 1106.
4. M. Cao, T. Zhao, K. C. Saraswat, and J. D. Plummer, IEEE Electron Device Lett., 15, 304 (1994).
5. N. I. Lee, J. W. Lee, H. S. Kim, and C. H. Han, IEEE Electron Device Lett., 20, 15 (1999).
6. S. H. Jung, W. J. Nam, J. H. Lee, J. H. Jeon, and M. K. Han, IEEE Electron Device Lett., 26, 23 (2005).
7. Y. M. Ha, Society for Information Display International Symposium Digest of Technical Papers, 2000, 1116.
8. Y. Uraoka, T. Hatayama, T. Fuyuki, T. Kawamura, and Y. Tsuchihashi, IEEE Trans. Electron Devices, 48, 2370 (2001).
9. C. W. Chen, T. C. Chang, P. T. Liu, H. Y. Lu, T. M. Tsai, C. F. Weng, C. W. Hu, and T. Y. Tseng, Electrochem. Solid-State Lett., 8, H69 (2005).
10. M. Hack, A. G. Lewis, and I. W. Wu, IEEE Trans. Electron Devices, 40, 890 (1993).