A new low-power pMOS poly-Si inverter for AMDs

IEEE Electron Device Letters

Volumn 26, Issue 1, 2005, Pages 23-25

  Jung, Sang Hoon ^a   Nam, Woo Jin ^a   Lee, Jae Hoon ^a   Jeon, Jae Hong ^a   Han, Min Koo ^a  

^a Seoul National University   (South Korea)

Author keywords

Active matrix display (AMD); Boot strapping; Driving circuit; pMOS inverter; Poly Si thin film transistor (TFT)

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC INVERTERS; LIGHT EMITTING DIODES; LIQUID CRYSTAL DISPLAYS; POLYSILICON; POWER ELECTRONICS; SEMICONDUCTOR DEVICE MANUFACTURE; THIN FILM TRANSISTORS;

ACTIVE MATRIX DISPLAY (AMD); ACTIVE MATRIX LIQUID CRYSTAL DISPLAYS; ACTIVE MATRIX ORGANIC LIGHT EMITTING DIODES; BOOTSTRAPPING; CAPACITIVE COUPLING; DRIVING CIRCUITS; LOW POWER INVERTER;

MOS DEVICES;

EID: 12444285868     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2004.839217     Document Type: Article

References (7)

1. Y. M. Ha, "P-type technology for large size low temperature poly-Si TFT-LCDs," in SID Tech. Dig., 2000, pp. 1116-1119.
2. J.R. Ayres, D. Brotherton, D. J. McCulloch, and M. J. Trainor, "Analysis of drain field and hot carrier stability of poly-Si thin film transistors," Jpn. J. Appl. Phys., vol. 37, pp. 1801-1808, 1998.
3. Y. Uraoka, T. Hatayama, T. Fuyuki, T. Kawamura, and Y. Tsuchihashi, "Reliability of low temperature poly-Silicon TFTs under inverter operation," IEEE Trans. Electron Devices, vol. 48, no. 10, pp. 2370-2374, Oct. 2001.
4. Y. P. Tsividis, "Design considerations in single-channel MOS analog integrated circuits - a tutorial," IEEE J. Solid-State Circuit, vol. 13, no. 3, pp. 383-391, Mar. 1978.
5. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout and Simulation. New York: Wiley, 1998, pp. 224-228.
6. L. A. Glasser and D. W. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985, p. 24.
7. R. E. Joynson, J. L. Mundy, J. F. Burgess, and C. Neugebauer, "Eliminating threshold losses in MOS circuits by bootstrapping using varactor coupling," IEEE J. Solid-State Circuits, vol. SC-7, no. 3, pp. 217-224. Mar. 1972.