Opamp with 106 dB DC gain in 120nm digital CMOS

European Solid-State Circuits Conference

Volumn , Issue , 2003, Pages 381-384

  Schlogl F ^a   Zimmermann, H ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

DIFFERENTIAL GAIN; DIGITAL CMOS TECHNOLOGY; FOLDED-CASCODE; GAIN-BANDWIDTH PRODUCTS; INPUT VOLTAGE RANGES; OUTPUT STAGES; PHASE MARGINS; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS; OPERATIONAL AMPLIFIERS;

POWER AMPLIFIERS;

EID: 14844282942     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2003.1257152     Document Type: Conference Paper

References (12)

1. J. Yan and L. Geiger, 'A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design', Proc. 43rd IEEE Midwest Symp. on Circuits and Systems, 2000, pp. 502-505.
2. K. Bult and G. J. G. M Geelen, 'A fast-settling CMOS op amp for SC circuits with 90-dB DC gain', IEEE J. Solid-State Circuits, 1990, Vol. 25, No. 6, Devember, pp. 1379-1384.
3. F. Yang, P. Loumeau, P. Senn, 'Novel output stage for dc gain enhancement of op amp and OTA', Electron. Lett, 1993, Vol. 29, No. 11, pp. 958-959.
4. P. Yu, H.-S. Lee, 'A high-swing 2-V CMOS operational amplifier with gain enhancement using a replica amplifier', Proc. IEEE Int. Solid-State Circuits Conference, 1993, pp. 116-117.
5. P. Yu, H.-S. Lee, 'A high-swing 2-V CMOS operational amplifier with replica gain enhancement', IEEE J. Solid-State Circuits, 1993, Vol. 28, No. 12, pp. 1265-1272.
6. F. Gerfers, C. Hack, M. Ortmanns, Y. Manoli, 'A 1. 2V, 200uW rail-to-rail op amp with 90 dB THD using replica gain enhancement', Proc. 28th ESSCIRC, 2002, pp. 175-1788
7. B. J. Blalock, P. E. Allen, and G. A. Rincon-More, 'Designing 1-V op amps using standard digital CMOS technology', IEEE Transactions on Circuits and System-II: Analog and Digital Signal Processing, Vol. 45, No. 7, July 1998, pp. 769-780.
8. T. Lehmann, M. Cassia "1-V Power Supply CMOS Cascode Amplifier", IEEE J. Solid-State Circuits, Vol. 35, No 7 July 2001, pp. 1082-1086
9. Alex Ka Nang Leung, Philip K. T. Mok, Wing Hung Ki, Johnny K. O. Sin, "Damping-Factor-Control Frequency Compensation Technique for Low-Voltage Low-Power Large Capacitive Load Applications" ISSCC99, pp. 158-159
10. KA Nang Leung, Philip K. T. Mok, Wing-Hung Ki, Johnny K. O. Sin, "Anlysis on an alternative structure of damping-factor-control frequency compensation", ISCAS 2000, pp. 545-548
11. K. A. N. Leung, P. K. T. Mok, W.-H. Ki, J. K. O. Sin, "Three-stage large capacitive load amplifier with damping-factor-control frequency compensation", IEEE J. Solid-State Circuits, Vol. 35, No. 2, Feb. 2000, pp. 221- 230
12. L. Luh, J. Chroma, Jr., J. Draper, "A continuous-time common-mode feedback circuit (CMFB) for high-impedance current mode applications", IEEE Trans, on Circuits and Systems-II: Analog and Digital Signal Irocessing, Vol: 47, No. 4, 2000, pp. 363- 369.