Cache optimization for embedded processor cores: An analytical approach

ACM Transactions on Design Automation of Electronic Systems

Volumn 9, Issue 4, 2004, Pages 419-440

  Ghosh, Arijit ^a   Givargis, Tony ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Cache optimization; Core based design; Design space exploration; System on a chip

Indexed keywords

EID: 30744453549     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1027084.1027086     Document Type: Article

References (25)

1. BAER, J. AND WANG, W. 1998. On the inclusion properties for multi-level cache hierarchies. In Proceedings of the International Conference on Computer Architecture.
2. BALASUBRAMONIAN, R., ALBONESI, D., BUYUKTOSUNOGLU, A., AND DWARKADAS, S. 2000. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In Proceedings of the International Symposium on Microarchitecture.
3. HARPER, J., KERBYSON, D., AND NUDD, G. 1999. Analytical modeling of set-associative cache behavior. IEEE Trans. Comput. 48, 10 (Oct.), 1009-1024.
4. HILL, M. 1987. Aspects of cache memory and instruction buffer performance. Ph.D. dissertation. University of California, Berkeley, Berkeley, Calif.
5. INTEL PENTIUM IV. ftp://download.intel.com/design/Pentium4/manuals/ 24896609.pdf.
6. INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS, public.itrs.net.
7. KIROVSKI, D., LEE, C., POTKONJAK, M., AND MANGIONE-SMITH, W. 1998. Synthesis of power efficient systems-on-silicon. In Proceedings of Asian South Pacific Design Automation Conference.
8. KOZYRAKIS, C. AND PATTERSON, D. 1998. A new direction for computer architecture research. IEEE Comput. 31, 11 (Nov.), 24-32.
9. LAJOLO, M., RAGHUNATHAN, A., DEY, S., LAVAGNO, L., AND SANGIOVANNI-VINCENTELLI, A. 1999. Efficient power estimation techniques for HW/SW systems. In Proceedings of IEEE Alessandro Volta Memorial Workshop on Low-Power Design. IEEE Computer Society Press, Los Alamitos, Calif.
10. LEE, C., POTKONJAK, M., AND MANGIONE-SMITH, W. 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture.
11. LI, Y. AND HENKEL, J. 1998. A framework for estimating and minimizing energy dissipation of embedded HW/SW systems. In Proceedings of the Design Automation Conference.
12. BREHOB, M. AND ENBODY, R. J. 1996. An analytical model of locality and caching. Tech. rep., Michigan State University.
13. MALIK, A., MOYER, B., AND CERMAK, D. 2000. A lower power unified cache architecture providing power and performance flexibility. In Proceedings of the International Symposium on Low Power Electronics and Design.
14. MATTSON, R., GECSEI, J., SLUTZ, D., AND TRAIGER, I. 1970. Evaluation techniques for storage hierarchies. IBM Syst. J. 9, 2.
15. MOTOROLA MPC500. http://e www.motorola.com/files/platforms/doc/ref. manual/MGT560RM.pdf.
16. MOTOROLA MPC5200. http://e www.motorola.com/files/32bit/doc/ref.manual/ G2CORERM.pdf.
17. MOTOROLA MPC823. http://e-www.motorola.com/files/if/cnb/MPC823UM.pdf.
18. PETROV, P. AND ORAILOGLU, A. 2001. Towards effective embedded processors in codesigns: Customizable partitioned caches. In Proceedings of the International Workshop on HW/SW Codesign.
19. SATO, T. 2000. Evaluating trace cache on moderate-scale processors. IEEE Comput. 147,6 (Nov), 369-374.
20. SHIUE, W. AND CHAKRABARTI, C. 1999. Memory exploration for low power embedded systems. In Proceedings of the Design Automation Conference.
21. SU, C. AND DESPAIN, A. 1995. Cache design trade-offs for power and performance optimization: A case study. In Proceedings of the International Symposium on Low Power Electronics and Design.
22. SUZUKI, K., ARAI, T., AND KOUHEI, N. 1998. V830R/AV: Embedded multimedia superscalar RISC processor. IEEE Micro 18, 2 (Mar.), 36-47.
23. VAHID, F., AND GIVARGIS, T. 1999. The case for a configure-and-execute paradigm. In Proceedings of the International Symposium on Low Power Electronics and Design.
24. WILTON, S. AND JOUPPI, N. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid State Circ. 31, 5 (May), 677-688.
25. WU, Z. AND WOLF, W. 1999. Iterative cache simulation of embedded CPUs with trace stripping. In Proceedings of International Workshop on HW/SW Codesign.