Transition-overhead-aware voltage scheduling for fixed-priority real-time systems

ACM Transactions on Design Automation of Electronic Systems

Volumn 12, Issue 2, 2007, Pages

  Mochocki, Bren ^a,b   Hu, Xiaobo Sharon ^a,b   Quan, Gang ^a,c  

^a UNIVERSITY OF NOTRE DAME   (United States)

^b University of Notre Dame   (United States)

^c The Department of Mechanical Engineering   (United States)

Author keywords

Dynamic voltage scaling; Fixed priority; Low power; Scheduling; Transition overhead

Indexed keywords

DYNAMIC VOLTAGE SCALING; FIXED PRIORITY; TRANSITION OVERHEAD;

ENERGY CONSERVATION; ENERGY MANAGEMENT; ONLINE SYSTEMS; SCHEDULING ALGORITHMS; VOLTAGE CONTROL;

REAL TIME SYSTEMS;

EID: 34248328748     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1230800.1230803     Document Type: Article

References (30)

1. AMD. 2001. Mobile amd athlon 4 processor model 6 cpga data sheet rev:e. Tech. Rep. 24819, Advanced Micro Devices. November.
2. ANDREI, A., SCHMITZ, M., ELES, P., PENG, Z., AND AL-HASHIMI, B. M. 2004. Overhead-Conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE). IEEE Computer Society, Los Alamitos, CA.
3. ANDHEI, A., SCHMITZ, M. T., ELES, P., PENG, Z., AND HASHIMI, B. M. A. 2005. Quasi-Static voltage scaling for energy minimization with time constraints. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE). IEEE Computer Society, Los Alamitos, CA. 514-519.
4. BURD, T. D. 2001. Energy-Efficient processor system design. Ph.D. thesis, University of California, Berkeley, Berkeley, CA.
5. BURD, T. D. AND BRODERSEN, R. W. 2000. Design issues for dynamic voltage scaling. In Proceedings of the International Symposium on Low Power Electronics and Design (ISPLED). 9-14.
6. BURNS, A., TINDELL, K., AND WELLINGS, A. 1995. Effective analysis for engineering real-time fixed priority schedulers. IEEE Trans. Softw. Eng. 21, 5 (May), 475-480.
7. COMPAQ. 2000. Compaq ipaq h3600 hardware design specification - version 0.2f. http://www.handhelds.org/Compaq/iPAQH3600/iPAQ_H3600.html.
8. GRUIAN, F. AND KUCHCINSKI, K. 2003. Uncertainty-Based scheduling: Energy-Efficient ordering for tasks with variable execution time. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). ACM Press, New York. 465-468.
9. HONG, I., QU, G., POTKONJAK, M., AND SRIVASTAVA, M. B. 1998. Synthesis techniques for low-power hard real-time systems on variable voltage processors. In Proceedings of the 19th Real-Time Systems Symposium (RTSS). 178-187.
10. INTEL. 2000. The Intel xscale microarchitecture. Tech. Rep., Intel Corporation.
11. KIM, N., RYU, M., HONG, S., SAKSENA, M., HO CHOI, C., AND SHIN, H. 1996. Visual assessment of a real-time system design: A case study on a CNC controller. In Proceedings of the 17th Real-Time Systems Symposium (RTSS). 300-310.
12. KIM, W., KIM, J., AND MIN, S. L. 2003. Dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using work-demand analysis. In Proceedings of the International Symposium on Low Power Electronics and Design (ISPLED). 396-401.
13. KIM, W., KIM, J., AND MIN, S. L. 2004. Preemption-Aware dynamic voltage scaling in hard real-time systems. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). ACM Press, New York. 393-398.
14. LIU, J. W. S. 2000. Real-Time Systems. Prentice-Hall, Upper Saddle River, NJ.
15. MARTIN, S. M., FLAUTNER, K., MUDGE, T., AND BLAAUW, D. 2002. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proceedings of the IEEE / ACM International Conference on Computer-Aided Design (ICCAD). 721-725.
16. MOCHOCKI, B., HU, X. S., AND QUAN, G. 2002. A realistic variable voltage scheduling model for real-time applications. In Proceedings of the IEEE / ACM International Conference on Computer-Aided Design (ICCAD). 726-731.
17. MOCHOCKI, B. C., HU, X. S., AND QUAN, G. 2005. Practical on-line DVS scheduling for fixed-priority real-time systems. In Proceedings of the 11th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 224-238.
18. PILLAI, P. AND SHIN, K. G. 2001. Real-Time dynamic voltage scaling for low-power embedded operating systems. In Proceedings of the 18th ACM Symposium on Operating Systems Principles (SOSP). 89-102.
19. POUWELSE, J., LANGENDOEN, K., AND SIPS, H. 2001. Dynamic voltage scaling on a low-power micro-processor. In Proceedings of the 7th Annual International Conference on Mobile Computing and Networking (MOBICOM). 251-259.
20. QIN, W. 2004. Simit-ARM: Very fast functional and cycle-accurate simulators for ARM. http://http://sourceforge.net/projects/simit-ann/.
21. QUAN, G. AND HU, X. S. 2001. Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors. In Proceedings of the Design Automation Conference (DAC). 828-833.
22. QUAN, G. AND HU, X. S. 2002. Minimum energy fixed-priority scheduling for variable voltage processors. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE). 782-787.
23. QUAN, G., NIU, L., HU, X. S., AND MOCHOCKI, B. 2004. Fixed priority scheduling for reducing overall energy on variable voltage processors. In Proceedings of the 25th Real-Time Systems Symposium (RTSS). 309-318.
24. SAEWONG, S. AND RAJKUMAR, R. 2003. Practical voltage-scaling for fixed-priority RT systems. In Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 106-114.
25. SEO, J., KIM, T., AND CHUNG, K.-S. 2004. Profile-Based optimal infra-task voltage scheduling for hard real-time applications. In Proceedings of the Design Automation Conference (DAC). IEEE Computer Society, Los Alamitos, CA. 87-92.
26. SEO, J., KIM, T., AND CHUNG, K.-S. 2006. Poptimal intratask dynamic voltage-scaling technique and its practical extensions. IEEE Trans. Compu. Aided Desi. Integrated Circ. Syst. 25, 1 (Jan.), 47-57.
27. SEO, J., KIM, T., AND DUTT, N. D. 2005. Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 450-455.
28. YAO, F., DEMERS, A., AND SHENKER, S. 1995. A scheduling model for reduced CPU energy. In Proceedings of the 36th Annual Symposium on the Foundations of Computer Science (FOCS). 374-382.
29. ZHANG, Y. AND CHAKRABARTY, K. 2004. Task feasibility analysis and dynamic voltage scaling in fault-tolerant real-time embedded systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE).
30. ZHANG, Y., HU, X. S., AND CHEN, D. Z. 2003. Energy minimization of real-time tasks on viariable voltage processors with transition energy overhead. In Proceedings of the Asian and South-Pacific Design Automation Conference (ASPDAC). 65-70.